



3.2 Gb/s Digital Data Analyzer

ANRITSU Corporation Measurement Solutions Digital.com Div. Marketing Dept.





Digital Data Analyzer

Commercialization July, 1998

50MHz to 3.2GHz Operating Range

Compact Portable High Input Sensitivity

Burst Signal Measurement

Eye Contour Mapping Eye Margin Measurement





R&D and Manufacturing

➢ SONET/SDH Component

- E/O, O/E Modules
- Clock Recovery Modules
- Mux/Demux
- Modulators

➢ Undersea System

▷ WDM Component and System

- Grating Filters, EDFAs
- Next Generation Fiber
- Sigabit Ethernet and Fiber Channel

▷ General purpose digital IC and High-Speed IC


• GaAs, ASIC/FPGA, RAM etc.





MP1632A/C	Mainframe
MP1632A/C*01	GPIB Remote Control
MP1632A/C*02	Ethernet Remote Control
MP1632A/C*03	3.2 GHz Internal Synthesizer
MP163220A/C	3.2 Gb/s Pulse Pattern Generator
MP163240A/C	3.2 Gb/s Error Detector





OC3

OC1

STM-0

SONET SDH **OC48**


OC12

STM-1 STM-3 STM-16






Compact Size



64 lbs vs. 150 lbs for MP1652/1653









One Key/One parameter operation

Customize Screen enables one key / one parameter

		MF	P1632A Digi	ital Data An	alyzer		-
<u>File W</u> indow	/ <u>H</u> elp						
System S	Setup	Test Menu	Result	Customize			Δ
299	• <u>1</u>	🛯 🖾 🏟 🖣	» Л. 🔡 🦷	Pattern	Loading PPGC		Π
			Ci	ıstomize			
F Setup1 (Slot1		ncy) 10 00 <mark>0</mark>	▲ ▼ kHz]		Display Setup	
Setup2 (Slot3		ock)	<mark>▲</mark> ps		Slot4 ED) — INS	Error Rate 8.8571E-01	
Setup3 (Slot3			 ▼ ∨pp		OMI	8.8889E-01	
CSetup4 (Slot3			 ▼Vpp	1	lock Loss lync Loss		
Setup5 (Slot4	-0.5	00	A V	Pattern E	Edit (Slot4 El ern	D) Offset	ts
Setup6 (Slot4		k)	∎ ∎ps		000	100 Edit	J





Large Selection of Patterns

PRBS 2ⁿ -1, n= 7, 9, 11, 15, 20, 23, 31 It has true PRBS mark ratio variable pattern Zero Substitution, 2n, n= 7, 9, 11, 15 User Programmable, 2 bits to 8 Mbits

Pattern Length - Resolution

2 bits to 181072 bits	-	1 bit
181.072K to 262.144K	-	2 bits
262.144K to 524.288K	-	4 bits
524.288K to 1.048576M	-	8 bits
1.048576M to 2.097152M	-	16 bits
2.097152M to 4.194304M	-	32 bits
4.194304M to 8.388608M	-	64 bits




PRBS Pattern

Bit Length: 2^N - 1 (N = 7, 9, 11, 15, 20, 23, 31)

Mark Ratio: 0/8, 1/8, 1/4, 1/2, 1/2, 3/4, 7/8, 8/8


Testing DUTs Under Rigorous Conditions




Mark Ratio Stress Pattern



Zero Substitution Pattern




Testing the Clock Regeneration of a 3R Repeater





Programmable Pattern

(26 frames of STS-48/ STM-16)








Burst Signal Measurements

PPG has built-in gating signal








Eye Margin Measurements













- Mouse & KeyboardRotary Key
- Key Pad
- **Touch Screen**







Remote Control Operation






Ethernet (10 Base-T)

Other Features

- **Familiar Windows 3.1 user interface**
 - Self-Check Diagnostic Mode
- Built-in Floppy Disk Drive / Hard Drive







Internal Crosspoint Adjustment






High Quality Clock Output

- **Rise/Fall Time \leq 80 ps**
- Low Distortion Due to Internal Back Termination
- 0.5 to 2 V p-p Amplitude Range
- Independent Clock/Clock Bar Amplitudes
 - Clock Duty Cycle Adjustment
 - Adjustable Clock Delay






High Quality Data & Clock Wave-form



18



Trigger Output





MU163240A/C ED

Error Detector Key Features

- High Input Sensitivity: 25 mV @ 3Gb/s, 2²³-1
- Wide Phase Margin: 250 ps @ 3Gb/s, 2²³-1
- Auto Search Functions
- Can Mask Channels from Error Detection
- Supports GND, ECL (-2V), and PECL (+3 V)
 - Simultaneous Measurement of Insertion/Omission Errors





L

E

 \mathbf{V}

E

L

1

MP1632A/C Operation

Pattern Interface Setup Screen

System Setup Test Menu I	Result Customize
) 🖬 🕨 🗖 🕅 🖉 🗐 🌒	TL 🔠 🕞 Pattern Loading PPGOEDO
	Setup(Pattern)
Lutility I Setup Frequency Clock I/F	Data I/F Patterni Trigger I/F
Pattern Output : Repeat Pattern Pattern : PRBS15 Mark Ratio : 1/2 Bit Shift : ***** Bit Shift : ***** Mode : ***** Burst Cycle : ***** Enable Length : *****	Setup Pattern Input : Repeat Setup Pattern : PRBS15 Mark Ratio : 1/2 Bit Shift : ***** Sync : ON Auto Sync : ON Sync Loss Threshold : ***** Sync Gain Threshold : ***** Pattern Sync : ***** : ***** Pattern Sync : ***** : *****






Pattern Interface Setup Screen

-	3.20	GED (Slot4) Pattern			
Pattern Input	Repeat 生	Edit	t Pattern	OK	
				Cancel	
┌ Pattern Settin	a				
Pattern PRG					
		Logic			
Pattern Leng	ıth 8,388,608 🚔 bits -	POS	ŧ		
[Sync Setting]					
		Internal Threshold		Gain	
Auto Sync	ON 🛓	Sync Threshold	<u> </u>	*	
	Pattern ?	Sync Mode 🛛 Frame 🛨	Frame Length	24bit 👱	
				A –	
				/ìn	

22



On Screen Programmable Pattern Editor



23



On Screen Programmable Pattern Editor

	-	Pattern Editor		
	<u>File E</u> dit			
	9 9 ×1	Display Format Time	Marker Focus Edit Mode OFF Cursor Overwrite	4
	0	Range Whole Any Direct	Fill 0 1 Reverse Pattern 31	
T I				
M	o 🗌			
E				
	CursorAddr 0		OK Cancel	





L

E

 \mathbf{V}

E

L

1

MP1632A/C Operation

Data Interface Setup Screen

ile <u>W</u> in	dow <u>H</u> elp	MP1	632A Digita	l Data Analyze	r	▼ ▲
System	F	Test Menu	Result	Customize		
) 19	► ■ 📌 🕏		л. III 🕞		PPGOEDO	
				(Data I/F)		
Utility	Ĭ					
Setup F 3.2G PPG	Frequency	Clock I/F	Data	I/F Pattern 3.2G ED (Slot4 ך		Trigger I/F
Level	: ON Point : 50 % : VAR litude : 1.00∨p	p Offset :	<u>[Setup]</u> 0.000∀oh	Level : VA Thresho		Setup
Level	:ON Point :50 % :VAR litude :1.00∨p	p Offset :	0.000Voh			






2

MP1632A/C Operation


Data Interface Setup Screen








Eye Margin at Center





Eye Contour Diagram



Results for 10⁻³ through 10⁻¹²



Result Screen

System	Setup To	est Menu Resul		oading PPGOED		
•			ult (Error/Alarn	າ)		
LL	Zoom	Monitor		Auto Searc	:h 🤇 🔄	Start <u>Stop</u>
Display Cu	rrent 🛨			Tim	e Elapsed	₹ 31 23:59:01
Clock Frequ	uency	**** Hz				
	r Rate	Count	Total	Alarm Inter		55
INS Error OMI Error	🕘 3.3333E-0	1 2 E] •	3	
			2 0.0000		<u>ା</u>	
	Error >1.0E-3	>1.0E-4 >1.0			>1.0E-8 =	<1.0E-8
	INS OMI	2 <u>2</u> 222	2 2	2 2	2	2
∟ ┌─Threshold		· · ·				
	Error >1.0E-3 INS 0.000	>1.0E-4 >1.0	E-5 >1.0E-6 0.0000 0.0000		>1.0E-8 = 0.0000	<1.0E-8 0.0000
	OMI 0.000		0.0000 0.0000		0.0000	0.0000
				1		
	Error ES INS	EFS SE	<u>2 DM</u>	US 2	EC 2	0%
		3 3	3	. 3	3	🔘 Count



Result Screen

<u>File W</u> indow <u>H</u> elp			
System Setup Test Me		e	쓰
ᄚᇻ▶◾₶≝ฃ⊄) 📢 🞵 🔠 🔂 🛛 Patt	ern Loading PPGOEDO	
-	Result (Error/Al	arm)	
ALL Zoom M	onitor	Auto Search	Start Stop
Display Current 生	Display Item)	Time Elapsed	₹ 31 23:59:01
[Disply1			
Error Rate (INS / OMI)	INS 3.33	33E-01 om 4.	2857E-01
T Disply2			
		2 омі	
Error Count (INS / OMI)	INS	2 омі	3
Disply3			
Sync Loss		3	
Disply4			
Clock Loss		3	H



Key Points to Remember



Supports Burst Signal Measurements

High Quality Data & Clock Waveforms

ED Has 25 mVp-p of Sensitivity

Eye Margin & Eye Contour Mapping

8Mb Programmable Pattern

PRBS up to 2³¹-1 with Variable Mark Ratio

Compact size, Portable & Lightweight



BERTS Basics

ANRITSU Corporation Measurement Solutions Digital.com Div. Marketing Dept.





Topics

- ➢ Test Patterns
- ➢ Oscilloscope Measurements
- ➢ Synchronization
- ➢ Margin Measurements
- 🔁 Masking
- ➢ Burst Measurements
- ➢ Jitter Measurements





➢ Test Patterns

- Pre-Defined Test Patterns
 - ⇒ PRBS
 - ⇒ Variable Mark Ratio Quasi-PRBS
 - ⇒ Zero Substitution
- User-Defined Test Patterns
 - ⇒ Programmed (PRGM)
 - ⇒ Alternating
 - ⇒ Mixed





BERT Test Patterns

A Test Pattern is the Pre-Defined sequence of Bits output by a Pulse Pattern Generator (PPG), stored as reference in the Error Detector (ED)

➢ There are two categories of test patterns:

- Pre-Defined Test Patterns
 - ⇒ PRBS
 - ⇒ Variable Mark Ratio Quasi-PRBS
 - ⇒ Zero Substitution
- User-Defined Test Patterns
 - ⇒ Programmed (PRGM)
 - ⇒ Alternating
 - ⇒ Mixed






PRBS Patterns

Pseudo-Random Binary Sequence are pre-defined test patterns used to assess the performance of digital transmission equipment.

- Pseudo-Random Binary Sequences are the most commonly used type of BERT test pattern.
- ▷ PRBS patterns are designed to Simulate Real Traffic
- ▷ PRBS patterns have a 2ⁿ-1 Length
- ➢ Most Common n values are 7, 9, 11, <u>15</u>, 20, <u>23</u>, <u>31</u>
- They are ITU defined patterns and are recognized throughout the telecom industry
- PRBS patterns are generated with Shift Register stages, XOR gates
- Contains n number of ONE's and n-1 number of ZERO's








PRBS Spectral Content

Spectrum of 2¹⁵-1 Pattern at 1 Gbit



Nulls at 1G, 2G, etc.

/Inritsu



PRBS Spectral Content

Example 1: 10 G Rate, 2¹⁵-1 Pattern

Spectral Line Spacing = 10 G / 32,767 = **305,185 Hz**

Example 2: 10 G Rate, 2³¹-1 Pattern

Spectral Line Spacing = 10 G / 2,147,483,647 = **4.65 Hz**


Longer PRBS Patterns have Greater Spectral Content. They Contain Lower Frequency Components. Therefore, Longer Patterns are more Stressful.





2¹⁵-1 PRBS Spectral Content


Spectrum of 2¹⁵-1 Pattern at 10 Gbit






2³¹-1 PRBS Spectral Content

Spectrum of 2³¹-1 Pattern at 10 Gbit









2⁹-1, 2¹¹-1 PRBS Patterns

2⁹-1 511 bits long, Generation Polynomial: $1 + x^5 + x^9$



2¹¹-1 2047 bits long, Generation Polynomial: $1 + x^9 + x^{11}$









2¹⁵-1, 2²⁰-1 PRBS Patterns

2¹⁵-1 32,767 bits long, Generation Polynomial: $1 + x^{14} + x^{15}$



2²⁰-1 1,048,575 bits long, Generation Polynomial: $1 + x^3 + x^{20}$









2²³-1, 2³¹-1 PRBS Patterns

2²³-1 8,388,607 bits long, Generation Polynomial: $1 + x^{18} + x^{23}$



2³¹-1 2,147,483,647 bits long, Generation Polynomial: $1 + x^{28} + x^{31}$








PRBS for Testing MUX

PRBS Patterns have a Property Useful for Testing Bit Interleaved MUX Circuits:


M "Parallel" PRBS patterns can be combined to give the same PRBS pattern. The patterns must be time delayed with respect to each other by (Pattern Length / M) bits





PRBS for MUX Testing

Example: 8:1 MUX



Channel 8 Input






PRBS for DEMUX Testing

PRBS Patterns have a useful property for testing Bit Interleaved DEMUX circuits:


When PRBS Patterns are DEMUXed by a Bit Interleave DEMUX Circuit, each DEMUX Channel Carries the complete input PRBS Pattern, staggered with respect to each other.






PRBS for DEMUX Testing(1)

Example: 16:1 DEMUX









Variable Mark Ratio Quasi-PRBS

Variable Mark Ratio Can Be Adjusted to Create Patterns with High ONEs Density or High Zero's Density


- Purpose is to stress the Devices Under Test (DUT)
- Variable Mark Ratio PRBS are not Standard PRBS Patterns
- Derived from Standard PRBS patterns
- Variable Mark Ratio patterns are implemented by adding one or more AND gates at the output of the standard PRBS pattern generation circuitry.
- The most common available Mark Ratios are 1/8, 1/4, 3/4 and 7/8.
- A given mark ratio can be generated using either a 1 Bit Shifted or 3 Bit Shifted technique.





Realization of 1/4 Mark Ratio Quasi-PRBS

Realization of 1/4 Mark Ratio with 1 Bit Shift





Example of 1/4 Mark Ratio Quasi-PRBS

Example of 1 Bit Shift and 3 Bit Shift 1/4 Mark Ratio Pattern

2⁷-1 1/4 Mark Ratio 1 Bit Shift

No "101" Patterns


2⁷-1 1/4 Mark Ratio 3 Bit Shift


000000000000000000 0000010010001000 01001**101**00000000 000001001001**101**0 0**10110101**100000 100100100110010 00100000**101**111 32 ONEs, 95 ZEROs Contains "101" Patterns



Realization of 1/8 Mark Ratio Quasi-PRBS

Realization of 1/8 Mark Ratio with 1 Bit Shift









Eye Diagram of 1/8 Mark Ratio Quasi-PRBS

1/8 Mark Ratio



2³¹-1 Pattern, 10G rate






Zero Substitution Patterns

- The Zero Substitution (ZS) pattern is similar to a standard PRBS pattern, but it contains a longer maximum string of consecutive ZEROS (longer than n-1).
 - Length of ZERO string is Variable

Linking

- The patterns are not implemented using the standard PRBS pattern generation circuitry. Rather, they are pre-stored in system memory.
- Memory resolution restrictions require that the pattern be an even length.
- Zero Substitution Patterns designed for Testing Clock Recovery Circuits
- Can be inverted to give Consecutive ONEs string





Example of 2⁷ Zero Substitution Pattern


Standard 2⁷ -1 PRBS Pattern

Example of 2⁷ Zero Sub Pattern with string of 10 Consecutive ZEROs

Adds an extra 1 at end of pattern



Testing Clock Regeneration of a Network Element Receiver



The user can determine the ZERO string length which causes the PLL circuit in the CDR to lose lock.





Programmed (User-Defined) Pattern

Programmed or User-Defined patterns are dictated by the user.

- Typically, users will program patterns that emulate popular transmission protocols, including:
 - ⇒ SONET
 - ⇒ ATM
 - ⇒ IP
 - ⇒ Gigabit Ethernet

Programmed patterns can be manually entered on the front panel of the BERT or downloaded via GPIB or floppy disk.






Programmed SONET Frames

To facilitate the downloading of lengthy SONET frames, Anritsu developed accessory SONET Frame Editor software.

- This softwarehas Default SONET Overhead, Payload
 - ⇒ Typically, User Changes only a Few Bytes
- The # of SONET Frames that can be downloaded is limited by BERT Memory Size
 - ⇒ 8 Mbit Can Hold 6 OC-192 Frames, 26 OC-48 Frames






Programmed Pattern Length Restrictions

Pattern Length Restrictions: Odd Length Patterns above 65,536 are not allowed in Anritsu 12 Gbit BERT.

Pattern Length	Pattern Resolution	
1 to 65,536	1	
65,536 to 131,072	2	
131,072 to 262,144	4	
262,144 to 524,288	8	
524,288 to 1,048,576	16	
1,048,576 to 2,097,152	32	
2,097,152 to 4,194,304	64	
4,194,304 to 8,388,608	128	





Linking the World

Alternating Pattern Application

An application for Alternating Pattern mode is the verification of a SONET receivers ability to correctly detect alarms.


Example Application: OC-192 "OOF" Alarm Stress Test

Pattern "A" contains an OC-192 Frame with good framing Characteristics Pattern "B" contains an OC-192 Frame with bit errors in the framing


1	Good Framing	Abnormal Framing	Good Framing
	3 Repetitions	5 Repetitions	3 Repetitions
\sum	ΑΑΑ	BBBB	AAA

This Transmitted OC-192 Pattern will Generate an OOF Condition in a Network element.





- Mixed Patterns are a Combination of User Patterns and **PRBS** Patterns.
 - Useful for Generating SONET, ATM, IP, and other complex **Protocol Test Sequences**
 - Overhead is generated with Programmable Pattern (PRGM)
 - Payload is simulated with PRBS Pattern
 - Can Interleave Multiple Blocks of PRGM and PRBS Patterns





Summary

▷ There are two types of Test Patterns:

- Pre-Defined Test Patterns
 - ⇒ PRBS
 - ⇒ Variable Mark Ratio Quasi-PRBS
 - ⇒ Zero Substitution
- User-Defined Test Patterns
 - ⇒ Programmed (PRGM)
 - ⇒ Alternating
 - ⇒ Mixed
- Test patterns are designed to test the performance of Network Elements.




Linking the World


Using BERTs with Oscilloscope

➢ BERTs Provide Two Types of Scope Trigger Outputs:

- Sub-Rate Clock Output for Generating Eye Diagrams
 - ⇒ Example: 1/64 Clock, 1/8 Clock
- Pattern Trigger for Viewing Individual Bit Sequences or Pulse Trains
 - ⇒ Fixed Position: Trigger aligns with Bit 1 of Pattern
 - ⇒ Variable Position: Trigger occurs at User-Selected Bit Position in Pattern

➢ Anritsu provides Trigger Outputs on both the PPG and ED







Pattern Trigger Repetition Period

Fixed Position & Variable Position Trigger Repetition Period Depends on Pattern Length


- PRBS Pattern the Trigger Occurs Once Every 32nd Pattern Repetition.
- Zero Substitution Pattern the Trigger Occurs Once Every Pattern Repetition
- User Pattern > 65,535 Bits the Trigger Occurs Once Every Pattern Repetition
- User Pattern < 65,535 Bits the Trigger Occurs Once Every Pattern Repetition if Pattern is a Multiple of 128 Bits. Otherwise, Trigger Occurs "At the Least Common Multiple Between 128 and Pattern Length".
 - ⇒ For Example: For a Pattern 200 bits Long, Trigger Occurs every 3200 Bits.

Note: In Fixed Position/Variable Position Mode, Scope Update Times Can be Very Slow for Long PRBS (n > 9) and PRGM patterns. For Example, a 2³¹-1 Pattern has a Trigger Interval of 6.87 Seconds @ 10 Gbit rate.






Example of Pattern Trigger Repetition Period



Trigger Repetition Period for PRBS 2^7 -1 @ 10 G= 127 Bits x 100 ps x 32 = 406 ns










Eye Diagram

10 G Eye Diagram Generated with Sub-Rate Trigger (1/64 Clock)









Scope Limitations

- Viewing a high speed waveform requires adequate scope bandwidth.
 - A bandwidth of twice the maximum bit rate is recommended for viewing DATA.
- Viewing the CLOCK signal requires a bandwidth of 3 times the bit rate.
 - The scope bandwidth should be greater than 30 GHz for viewing 10 Gbit DATA/CLOCK
- Low sampling speeds and sampling noise limit a scopes ability to make accurate Margin measurements and Q measurements.
- ▷ Use Attenuator on Scope Input if Voltage Exceeds 1 Vpp
 - ⇒ Prevents Non-Linear Response

Linking

Note: Use Good Quality Coax Cables Rated for Twice the Clock Rate

Synchronization

- Synchronization is the alignment of the Reference Pattern in the Error Detector with the Incoming DATA Pattern.
- Synchronization is Required before valid BER Measurements Can Begin
- ➢ Synchronization Time Depends on Pattern Length & Bit Rate
 - Longer the Pattern ⇒ Longer the Sync Time

Linking

\blacktriangleright Sync Times can range from μ s to minutes

Synchronization Threshold

Synchronization Threshold is the Nominal Error Rate at which the Error Detector Gains Sync and Loses Sync

Linking


- Generally, BER Measurements cannot be made at Errors Rates Exceeding the Sync Threshold
 - Sync Thresholds are adjustable in the range 10⁻² to 10⁻⁸.
 - 10⁻² is a "relaxed" Sync criteria. False Sync is possible at this setting.
 - 10⁻⁸ is a "rigid" Sync criteria. False Sync is unlikely at this setting
- Some BERTs have an Internal Sync Threshold mode (INT) for User Patterns. The Sync Threshold varies automatically with Pattern Length
- Some BERTs allow separate setting of the Sync Gain Threshold and the Sync Loss Threshold. In other BERTs, the Sync Gain Thresholds and Sync Loss Thresholds are Coupled Together, i.e. cannot be independently set.





Sync Gain/Loss Thresholds

Example: Sync Gain Threshold set to 1E-4, Sync Loss Threshold Set to 1E-3






Synchronization Methods

PRBS Sync
 Normal Sync
 Frame Sync
 Quick Sync

Normal, Frame, and Quick Sync apply for Programmed Patterns (NOT PRBS Patterns)








Normal Sync

- Normal sync compares the entire Reference Pattern with Incoming Data.
- Reference Pattern is Shifted with Respect to Incoming Data Until Match occurs
- ▷ The Chance of Sync occurring is 1/(Pattern Length)
- Sync Time can be Long (MINUTES !) especially for Long Patterns
- Normal Sync is Available for User, Alternating, and Zero Substitution Patterns









Normal Sync

First Sync Attempt

 Incoming DATA
 ←……1100
 0010
 1001
 0111

 ↑↑↑....
 Reference Pattern
 −1111
 0000
 1010
 0101

HIGH ERROR COUNT Try Again to Sync

Second Sync Attempt

 Incoming DATA
 ←……1100
 0010
 1001
 0111

 ↑↑↑.....
 Reference Pattern
 1110
 0001
 0100
 1011

HIGH ERROR COUNT Try Again to Sync

Third Sync Attempt

 Incoming DATA
 ←……1100
 0010
 1001
 0111

 ↑↑↑....
 Reference Pattern
 1100
 0010
 1001
 0111

NO ERRORS Successful Sync !

/inritsu/


Underlined bits are errors

Frame Sync

Linking

- Frame Synchronization involves matching a pre-defined "unique" Frame Word at the beginning of the reference pattern with the similar Frame Word in the incoming pattern.
- ➢ Sync Time is Faster than Normal Sync for Framed Patterns.
- ➢ Frame sync is Useful for Rapid Sync on SONET/SDH Frames
- ➢ Available for User, Alternating, and Zero Substitution Patterns





Linking the World

Quick Sync


- During quick sync the Incoming Pattern Is Stored In Error Detector and Becomes Reference Pattern
- The Error Detector does not need a pre-stored reference pattern; only prior knowledge of the pattern length is required.
- ▷ Sync times are very rapid, on the order of us for 10 Gbit rates.
- Quick Sync is useful for sync on long patterns (> 100 kBit) and Burst Data.
- ➢ Available for User and Zero Substitution Patterns
- ▷ Use with Caution...Can give misleading results





Quick Sync

- Step 1: Enter Pattern Length, N, into Error Detector
- Step 2: Select Quick Sync
- Step 3: Error Detector Captures next N bits and stores them as the Reference Pattern
- Step 4: Error Detector Compares Next N Incoming Data Bits and Compares them to Reference





Margin Measurements

- Threshold and Phase Margin measurements are important for predicting system performance. Generally, the higher the margins, the lower the system BER.
- Three Types of Margin Measurements can be made AUTOMATICALY with BERTs:
 - Margin at a Decision Point
 - Eye Contour Maps*
 - Q Measurements*

* BERT May require external software to generate Eye Contour and Q Measurement. MP1763/64 12.5 G BERT requires MX2210A accessory software




Margin at a Decision Point

- All Anritsu BERTs Provide Automatic Margin at a Single Decision Point measurements
- This measurement provides a "fast and dirty" assessment of the margin. Testing time is typically 10 seconds.
- Measurement Procedure:

Linking


- A Pre-Select Decision Point by adjusting Threshold and Delay.
- Select Error Rate Criteria
- Select Margin Measurement Start
- BERT Automatically Adjusts Threshold Up/Down, Delay Left/Right to Determine Margin Values
- A Threshold Margin is given in Units of mV pp, Phase Margin is given in Units of ps pp
- Measurement takes about 10 seconds





Voltage Margin = 720 mVpp @ 1E-9 Phase Margin = 80 ps pp @ 1E-9





value if Decision Point is not near the eye center






Eye Contour Maps

- Eye Contour Maps are An Extension to Margin at a Decision Point Measurements. Multiple Margin measurements are taken, creating a Contour
- Measurement Procedure:
- A Set Initial Decision Point. Position is not Critical
- Select Number of Contours to be plotted (number of Error Rates)
- Select Phase Adjustment Resolution in ps. This determines the number of points in contour
- A Press Start
- For a given Phase Value, Threshold Is Adjusted Up/Down until reaching the designated Error Rate.
- A Plot Points
- A Repeat Threshold Adjustment Process at different Phase Values
- Measurement Time Depends on Bit Rate, Phase Adjustment Resolution, Number of Contours






software. Lower Error Rates take longer time to complete.





Eye Contour Map Measurement Example

Conditions: 10Gbits, 2Vpp, 0 V Offset, 2³¹-1 PRBS



/Inritsu



Q Factor Measurements


- Q Factor is a Quantitative Measure of the Quality of the Eye. The Higher the Q, the Less Noise on the Upper and Lower Rails. The Q factor is Useful for predicting very Low Error Rates.
- Measurement Procedure:
- A Pre-Select a Decision Point
- A Hold Phase Constant. Adjust Threshold Upward. Plot BER vs. Threshold values in range 1E-5 to 1E-10. Curve Fit to Generate Upper Rail BER vs. Threshold Line.
- Adjust Threshold Downward. Generate Lower Rail BER vs. Threshold Line
- **Λ** Calculate μ_1 , μ_0 , σ_1 , σ_0
- A **Q = 20 Log** (μ_1 μ_0)/(σ_1 + σ_0)
- Measurement takes a few minutes





Q Factor Measurement Example

Conditions: 10Gbits, 2Vpp, 0V Offset, 2³¹-1 PRBS




Auto Search

- Auto Search is an Error Detector Function which automatically Locates the "Center" of the Eye
 - Auto search automatically Adjusts both Threshold and Phase
 - Auto Search Time is about 10 Seconds

Linking

- Provides good "First Cut" Decision Point Values.
- MAY NOT FIND OPTIMUM CENTER, especially if there is asymmetry is the Eye Shape. Manual Adjustment will provide better results.
- Threshold Location is determined by Peak to Peak Detection Circuit. Measure Peak Peak Voltage of Incoming Signal, divide by 2.
- Phase Location is determined by Crossover Detection Circuit. Measure difference between adjacent crossover peaks, divide by 2.









Auto Search Limitations


Example: Asymmetric Eye due to Noise on Upper Rail








Linking the World	Block Mask Example				
Block Mask Example: 128 Bit Pattern Length Mask Applied to Bits 65 to 96					
Incomii DATA	•	0101 <u>0</u> 01111110110110011001 100001 <u>0</u> 001010 <u>1</u> 11011 <u>1</u> 11100		10111010011010101110100011010110 0010111111	
Ref. Patte	ern 🗲	010110111110110110011001 1000011001010011011		10111010011010101110100011010110 0010111111	
Measured Error Count = 2			Meas	MASK OFF: Measured Error Count = 6 Measured Error Rate = 6 / 128 = 4.7E-2	
				/inritsu/	



/inritsu-




Burst Measurements

- The Error Detector Must Be "Told" when DATA is Present. A Burst Input Trigger is Required.
- The Burst Trigger stays High During Duration of DATA (minus a few μs to avoid transients)

Linking

The Error Detector Must Re-Sync for each Burst Pulse. Valid BER Measurements cannot begin until after Sync. Re-Sync Times must be Fast to Avoid Missing too much DATA.








Burst Measurement Applications

- Circulating Loop Measurement: Simulate Long Haul Optical Transmission Systems with a Subset of the Overall System Hardware.
 - Burst DATA is Repeatedly sent around Optical Loop to Simulate
 Long Distance Transmission
 - Popular for Submarine System Simulation, Soliton Research

➢ PON (Passive Optical Network) Testing

• Monitor individual TDMA Channels within a DATA Burst






*A separate Delay circuit is not required if Pulse Generator #2 has a "Trigger Delay" feature.

/inritsu/



Circulating Loop Timing Diagram



/inritsu /




PON Access Networks: Background


➢ PON Systems support Fiber-to-the Home

▷ Two Emerging PON Systems:

- High Speed ATM-PDS (Passive Double Star) System
 - ⇒ Defined in G.983
 - ⇒ 156M and 622M Rates
 - ⇒ Up to 32 Channels
 - ⇒ ATM Cells
 - ⇒ Upstream/Downstream are WDM: Upstream: 1.31um, Downstream: 1.55um
- Low Speed Π -PON NTT System used in Japan
 - ⇒ 49.195M Rate (32 x 1.5M)
 - ⇒ Up to 32 Channels
 - ⇒ Upstream/Downstream are TDMA











ATM-PDS System Testing (Downstream)





ATM-PDS System Testing (Upstream)



• Packet Length : 56 Bytes (Standard 53 Byte ATM Cell + 3 Header Bytes)

Jitter Measurements

- The Anritsu MP1763B/MP1764A BERTs are incorporated into the MP1777A 10 G Jitter Measurement System
 - MP1763B PPG outputs Jittered DATA derived from Jittered External Clock
 - MP1764A ED measure BER in Jitter Tolerance Tests
- MP1777A supports Jitter Tolerance, Jitter Transfer, and Jitter Generation Measurements at OC-192 and OC-192 FEC rates
 - Jitter Tolerance Measurement Requires PPG and ED
 - Jitter Transfer Measurement Requires PPG


Linking


• Jitter Generation Measurement Does Not Require PPG or ED








Generating Jittered DATA with the MP1763B PPG















MP1632A/C 3.2 G BERT






MP1630B 200M x16 Channel BERT



Pattern Generator and Error Detector In Same Chassis



MP1777A Jitter Analyzer System



PC

MP1777A

MS4630B

/inritsu



ME7750A 43.5Gbit/s BERT System

Press conference material

September 25th, 2001

ANRITSU Corporation Measurement Solutions





Contents

Page

43.5 Gbit/s BERT System	3
History of Anritsu BERTS	4
Anritsu's 40 Gbit/s Target Segmentation	8
Configuration of ME7750A 43.5 Gbit/s BERT System	9
Features of ME7750A 43.5 Gbit/s BERT System	12
Future Development Plan	18





43.5Gbit/s BERT System

25 to 43.5Gbit/s





Measurement solution of 40 Gbit/s Transmission System and Optical Modules

Target DUT (Device under test)

- •40 Gbit/s driver amplifier
- •Multiplexer modules
- •Demultiplexer modules
- •E/O modules
- •O/E modules
- •40 to 43 Gbit/s SONET/WDM transmission equipments

/Inritsu





Component Instruments of ME7750A 43.5Gbit/s BERT System (1)



Linking

69397B Synthesized Signal Generator

The 69397B can generate clock signal up to 65 Gbit/s. It is used as a clock signal generator for the 43.5 GHz measurement.



MP1758A Pulse Pattern Generator

The MP1758A can generate 4 data signals up to 12.5 Gbit/s. It can generate PRBS and PRGM signals up to 43.5 Gbit/s by combining with the MP1801A.



MP1776A Error Detector

The MP1776A can measure 4 pattern signals up to 12.5 Gbit/s independently. It can measure errors of PRBS and PRGM signals up to 43.5Gbit/s by combining with the MP1802A.





Component Instruments of ME7750A 43.5Gbit/s BERT System (2)



MP1801A 43.5G MUX

The MP1801A multiplexes four signals up to 10.875 Gbit/s generated from the MP1758A, and then it outputs the 43.5Gbit/s data and clock signals. It can also output a 1/4 clock of 43.5 GHz



MP1802A 43.5G DEMUX

The MP1802A separates a data signal of 43.5 Gbit/s into 4 channels, then it can output them to the MP1776A.



Features of ME7750A 43.5 Gbit/s BERT System

Wide operating bitrates

Linking

- Evaluation using PRBS signal conforming to ITU-T recommendation
- Measurement using burst signal
- High quality multiplexer output waveform
- High sensitive demultiplexer input
- Margin measurement of 43.5 Gbit/s signal

PRBS: Pseudo Random Binary Sequence Used in the evaluations as real transmission signals.





Total Solutions for R&D of 40 Gbit/s Transmission System (1)

• Support up to 43.5 Gbit/s operating bitrates

Fully support FEC bitrates. The MP1758A (4ch pulse pattern generator) and the MP1776A (4ch error detector) operate from 100 Mbit/s to 12.5 Gbit/s. The 42.5C MUX and 42.5C DEMUX support from 25 Chit/s to 42.5 Chit/s

The 43.5G MUX and 43.5G DEMUX support from 25 Gbit/s to 43.5 Gbit/s.

• Evaluation using PRBS signal conforming to ITU-T

It is possible to measure the errors at up to 43.5 Gbit/s using PRBS signal. Selectable PRBS pattern length; 2^{N} -1 N=7, 9, 11, 15, 20, 23, 31.

• Generation of burst signal required for the optical circulating loop testing, etc.

It is possible to measure burst signal at 43.5 Gbit/s by using burst measurement function of the MP1776A.

FEC : Forward Error Correction





Total Solutions for R&D of 40 Gbit/s Transmission System (2)

• High quality multiplexer output waveform

Low jitter, low waveform distortion and high output amplitude (2 Vp-p) are achieved by using ultra-high speed D-type flip-flop as a re-timing function.

• High sensitive demultiplexer input

The minimum input amplitude of data signal is 100 mVp-p (at 43.5 Gbit/s).

• Eye Margin measurement of 43.5Gbit/s signal


The demultiplexer unit has the adjustment function of the voltage and the clock delay. Those functions make it possible to measure the eye-margin with counting the bit error rates.




Performance Comparison


Anritsu's Waveform (with D-type flip-flop re-timing circuit)

Linking



Waveform of the Company-A (From their catalog)





SDH/SONET Frame

43.5Gbit/s BERT System

A Future Subjects

- Functional improvement
- Higher bit-rate operation
- Down sizing





Thank you for listening to our presentation.

ANRITSU Corporation Measurement Solutions Digital. Com Div

