

Chapter 1. Hspice

IC CAD 실험 Analog part

YONSEI UNIVERSITY




Digital circuit design


```
if(A == 1)  
    Y = C & D;  
else if(B==1)  
    Y = C | D;  
else  
    Y = C;
```

Synthesis

RTL description




Gate-level netlist



Gate-level netlist

P&R




Layout




Layout?

MOSFET!


Symbol




Physical structure




Layout




Digital circuit design




Analog circuit design




Hspice, cadence 를 이용한 TR level circuit design & simulation



Analog circuit design




Cadence layout editor 를 이용한 손으로 하는~layout, Hspice, cadence 를 이용한 post layout simulation





Hspice simulation

TR level circuit simulator! – text 기반





Hspice simulation

Example> Inverter 설계 및 simulation

```
[ICCAD@train##]/user1/train##/ > mkdir hspice
```

```
[ICCAD@train##]/user1/train##/ > cd hspice
```

```
[ICCAD@train##]/user1/train##/ hspice>
```

```
cp /user1/master/hspice/netlist.sp .
```

```
cp /user1/master/hspice/PMOS_VTL.inc .
```


```
cp /user1/master/hspice/NMOS_VTL.inc .
```

```
ls
```

```
[ICCAD@train##]/user1/train##/ hspice> vi netlist.sp
```

Hspice simulation

Example> Inverter 설계 및 simulation



Netlist

```
.subckt Inverter out in vdd vss  
M_p out in vdd vdd PMOS_VTL w=10u l=0.05u  
M_n out in vss vss NMOS_VTL w=5u l=0.05u  
.ends
```

.subckt Inverter out in vdd vss


회로 만들기

회로 이름

회로 바깥에서 보이는 port 들

Hspice simulation


Example> Inverter 설계 및 simulation



Netlist

```
.subckt Inverter out in vdd vss  
M_p out in vdd vdd PMOS_VTL w=10u l=0.05u  
M_n out in vss vss NMOS_VTL w=5u l=0.05u  
.ends
```

Mosfet Drain 의 Gate 의 Source 의 Bulk 의
의 이름 node 명 node 명 node 명 node 명



Mosfet 의 type

Mosfet 의 width 와 length

Inverter 설계 끝!



Hspice simulation

Example> Inverter 설계 및 simulation


```
[ICCAD@train##]/user1/train##/ hspice>  
cp /user1/master/hspice/inv_sim.sp .
```

```
[ICCAD@train##]/user1/train##/ hspice> vi inv_sim.sp
```

Hspice simulation

Example> Inverter 설계 및 simulation

DC simulation



Vin이라는 voltage source를 0.001 단위로 0에서 1까지 변화시키면서 각각의 node들의 값이 어떻게 되는지 simulation 해라.

```
.include 'PMOS_VTL.inc'  
.include 'NMOS_VTL.inc'  
.include 'netlist.sp'
```

Model 및 만들어 놓은 회로 불러오기

```
.OPTIONS POST NODE LIST
```

```
V1 vdd 0 1  
V2 vss 0 0  
Vin in vss 0.5
```

Voltage 정의 해 주기

Inverter라는 회로 불러오기

```
x_inv out in vdd vss Inverter
```

```
c_out out vss 1p
```

Capcitor 정의

```
.dc Vin 0 1 0.001  
.END
```



Hspice simulation

Example> Inverter 설계 및 simulation

```
[ICCAD@train##]/user1/train##/ hspice>  
hspice inv_sim.sp > a.lis &
```


```
[ICCAD@train##]/user1/train##/ hspice> >info :  
**** hspice jab concluded
```

```
[ICCAD@train##]/user1/train##/ hspice> cscope &
```

Hspice simulation

Example> Inverter 설계 및 simulation

파형 확인하기




Hspice simulation

Example> Inverter 설계 및 simulation

파형 확인하기

파형 열어보자!





Signal Manager click!

DC sweep 결과: file명. sw0
AC sweep 결과: file명. ac0
Transient sweep 결과: file명. tr0

Hspice simulation


Example> Inverter 설계 및 simulation



Hspice simulation

Example> Inverter 설계 및 simulation

AC simulation



Ac sweep 을 frequency 축을
decade 단위로 하여, 각 decade 마다
1000개의 data 를 찍고,
100KHZ 에서부터 10GHz 까지의
주파수 응답을 simulation 해라


```
.include 'PMOS_VTL.inc'  
.include 'NMOS_VTL.inc'  
.include 'netlist.sp'  
  
.OPTIONS POST NODE LIST  
  
V1 vdd 0 1  
V2 vss 0 0  
Vin in vss 0.5 ac=1  
  
x_inv out in vdd vss Inverter  
c_out out vss 1p  
  
.ac dec 1000 100k 10g  
.END
```

Hspice simulation

Example> Inverter 설계 및 simulation



파형 확인하기

파형 열어보자!



Hspice simulation


Example> Inverter 설계 및 simulation



Hspice simulation

Example> Inverter 설계 및 simulation

transient simulation



Transient sweep 을 1ps 마다 data
를 찍어서 100ns 까지 simulation
해라


```
.include 'PMOS_VTL.inc'  
.include 'NMOS_VTL.inc'  
.include 'netlist.sp'  
  
.OPTIONS POST NODE LIST  
  
V1 vdd 0 1  
V2 vss 0 0  
Vin in vss sin(0.5 0.5 100x)  
0.5 V ± 0.5V 의 swing 을 가지는  
100MHz 의 sin 파 신호 생성  
x_inv out in vdd vss Inverter  
c_out out vss 1p  
  
.tran 1p 100n  
.END
```

Hspice simulation

Example> Inverter 설계 및 simulation

파형 확인하기

파형 열어보자!





Signal Manager click!



DC sweep 결과: file명. sw0
AC sweep 결과: file명. ac0
Transient sweep 결과: file명. tr0


Hspice simulation

Example> Inverter 설계 및 simulation



실습

자동 증폭기 (differential amplifier) 의 설계 및 시뮬레이션



DC, AC, Transient sweep 후 파형 확인

Differential input signal generator

vin in v_{ss} ac=1

V_{off} off v_{ss} 0.75

E_{inp} inp off in v_{ss} 0.5

E_{inn} inn off in v_{ss} -0.5

V_{vbias}	v_{bias}	v_{ss}	0.7
-------------	------------	----------	-----

.dc vin -0.5 0.5 0.001

.ac dec 1000 100k 10g

.tran 1p 100n

모든 NMOS 의 bulk 는 v_{ss} 로
모든 PMOS 의 bulk 는 v_{dd} 로 연결!



Appendix

- **Parameter 설정 및 parameter sweep**

Hspice netlist에서 parameter 설정은 다음과 같이 한다. 예를 들어 어떤 dc voltage 값을 cont라는 parameter(변수) 값으로 지정하고 싶다면,

```
Vcont cont vss 'cont'
```

와 같이 ‘‘ 안에 변수 값을 써 주면 된다. 그리고

```
.param cont=0.6
```

과 같이 선언해주면 cont에는 0.6이란 값이 들어가게 된다.

Cont 값을 바꿔가며 parameteric sweep을 하려면,

```
.dc vx 0 1 0.001 sweep cont 0 1 0.1
```

과 같이 설정해준다. 이렇게 해 주면, cont 값을 0에서 1까지 0.1씩 변화시키며 10번 반복하여 dc sweep을 하게 된다.


이는 ac sweep, transient sweep에서도 마찬가지로 적용할 수 있다.

```
.ac dec 1000 100k 10g sweep cont 0 1 0.1
```


```
.tran 1p 100n sweep cont 0 1 0.1
```

Appendix

- Cosmos scope measurement tool



Cosmos scope
measurement tool



Measurement tool 을 잘 사용하면 파형에 대한 거의 모든 정보를 얻을 수 있다. 예를 들어 파형의 주파수 혹은 swing 폭, rising time, falling time 등 을 알고 싶을 땐, 직접 재려고 하지 말고 measurement tool 을 이용하라