


# High-speed Serial Interface

## Lect. 16 – Clock and Data Recovery 3

# CDR Design Example (권대현)

- Clock and Data Recovery Circuits
  - Transceiver
    - PLL vs. CDR
  - High-speed CDR
    - Phase Detector
    - Charge Pump
    - Voltage Controlled Oscillator
  - Design target & Considerations
  - Layout
  - Post-layout simulation

# Clock and Data Recovery




- Asynchronous data transmitted with serial link
- Noisy + Asynchronous data
- Similar with PLL
- Input  $\rightarrow$  Data

# PLL vs. CDR


- Clock edge periodic  $\leftrightarrow$  Data edge random
- PLL  $\rightarrow$  Phase & Frequency detecting possible
- CDR  $\rightarrow$  Phase detecting possible , Frequency detecting impossible
  - ***Additional block*** is needed for frequency detecting
  - PLL or FD(Frequency Detector)

# High-speed CDR



- Limitations??
  - Phase Detector
    - Linear PD vs. Bang-bang PD
  - Charge pump
  - VCO


# Phase Detector




- **Linear Phase Detector**

- Hogge PD

- Adequate to analyze dynamics
    - Constant gain
    - Charge pump ripple
    - Inadequate to high speed !!




# Phase Detector




- Bang-bang PD

- Only direction!!
- Infinite gain
- High speed possible
- Difficulty in analysis of dynamics



# Charge pump

- Speed limitation in conventional CP
  - Leakage & mismatch effect much marginal than PLL → update much faster!!
  - High-speed → Divider X (cause of latency)
  - CMFB X → single node control







# VCO & Sampler

- Ring-type VCO

- Circular connection of inverter chain
- Period =  $2 \times N \times T_D$  (gate delay)
- Frequency =  $1 / \text{period}$



- Sampler

- High speed data + High speed clock  $\rightarrow$  X
- Inaccuracy in inductor
- High speed data + Low speed clock  $\rightarrow$  O


# Multiphase clock CDR

- Quarter-rate sampling







10GHz :  $0^\circ, 180^\circ$

5GHz :  $0^\circ, 90^\circ, 180^\circ, 270^\circ$

2.5GHz :  $0^\circ, 45^\circ, 90^\circ, 135^\circ,$   
 $180^\circ, 225^\circ, 270^\circ, 315^\circ$



# Quarter-rate CDR




- Phase Detector
  - Bang-bang PD
  - Sampler X 8 → quarter-rate clock sampling

# Design Target & Consideration

- Design Target
  - 25-Gb/s quarter-rate CDR
  - Under 75-mW power consumption
  - Single signaling → Decreasing complexity of layout

- Design Consideration


- High input sensitivity
- Multiphase clock align
- Deserializing




# Layout

- Design spec.


- 25-Gb/s quarter-rate CDR
- 40 [ mW ] power consumption
- Chip size
  - Core size : 200 X 160 [um<sup>2</sup>]
  - Output Driver: 100 X 160 [um<sup>2</sup>]



Input Data ( 25 Gb/s)




# Post-layout simulation



Retimed Data ( 6.25 Gb/s)


Retimed clock ( 6.25 GHz)



Locking process


# Digital CDR (최광천)

- DCO quantization error
  - DCO has limited resolution, so that frequency cannot be perfectly matched with single code.
  - This quantization error in frequency is integrated in the phase domain. That results in cycle slip in time domain



# Digital PLL vs. CDR


- DCO quantization error
  - Phase is updated at
    - Rising edges of reference clock in the PLL
    - Transition edges in the CDR





# Digital PLL vs. CDR


- DCO quantization error
  - Phase is updated much-faster in CDR since input transition is way more than reference clock (<100MHz in HSI applications)
  - Maximum phase error is larger in digital PLL



# Digital CDR Category


- PLL-based DCDDR

- Similar with ADPLL
- $CLK_{REF}$  not required
- Freq. detector required





- DLL-based DCDDR

- High freq.  $CLK_{REF}$  required
- FD not required
- More stable
- Easy to design



# PLL-based digital CDR


- Most intuitive implementation



Pavan Kumar Hanumolu – “A 1.6Gbps Digital Clock and Data Recovery Circuit” CICC 2006

# PLL-based digital CDR


- Linearized model
  - Z-domain model can be transformed into S-domain model as ADPLL.
  - DCO part is analogous so that it cannot be perfectly modeled.



Pavan Kumar Hanumolu – “A 1.6Gbps Digital Clock and Data Recovery Circuit” CICC 2006

# PLL-based digital CDR


- Majority vote
  - Voting filter can alleviate the DLF operating speed requirement.



Pavan Kumar Hanumolu – “A 1.6Gbps Digital Clock and Data Recovery Circuit” CICC 2006

# PLL-based digital CDR


- Delta-sigma modulator
  - DSM to improve timing resolution is also preferred in CDR applications.



Pavan Kumar Hanumolu – “A 1.6Gbps Digital Clock and Data Recovery Circuit” CICC 2006

# DLL-based digital CDR


- Digital to phase converter
  - Previously shown DLL-based phase controller is employed



Jeff L. Sonntag – “A Digital Clock and Data Recovery Architecture for Multi-Gigabit/s Binary Links” JSSC 2006

# DLL-based digital CDR

- Easily analyzed with z-domain model
  - Digital-to-phase converter is well-defined phase output, thus, very good to model real situation.



Jeff L. Sonntag – “A Digital Clock and Data Recovery Architecture for Multi-Gigabit/s Binary Links” JSSC 2006




# Linear PD

- Bang-bang phase detector is much more appropriate for digital loop filter.
  - Bang-bang PD provides binary output.
  - Phase detection is possible even after deserialized.
- It is hard to give up linear dynamics.
  - Linear dynamics provides predictable bandwidth and stability.
  - But TDC used in digital PLL is not applicable in digital CDRs because reference period is much smaller in CDR applications.
- How to digitize linear PD??


# Digitizing linear PD

- Hogge PD gives linear output
  - Phase error is proportional to phase error



# Digitizing linear PD

- Integrating and analog-to-digital conversion
  - Sigma-delta ADC and hogge PD are employed in this example.



Michael H. Perrott – “A 2.5-Gb/s Multi-Rate 0.25- $\mu$ m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition” JSSC 2006

# Digital CDR trend

- Moderate data rate and power consumption

Year	Journal	Title	Data rate [Gb/s]	Power		Process [nm]
				[mW]	[nJ/bit]	
2012	JSSC	A 3x9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O	6-9	34.4333	3.82593	90
2011	TCAS2	Clock- and Data-Recovery Circuit With Independently Controlled Eye-Tracking Loop for High-Speed Graphic DRAMs	5.8	109.8	18.931	180
2011	JSSC	A TDC-Less 7 mW 2.5 Gb/s Digital CDR With Linear Loop Dynamics and Offset-Free Data Recovery	0.5-3.2	7	2.8	130
2011	JSSC	A 1.0–4.0-Gb/s All-Digital CDR With 1.0-ps Period Resolution DCO and Adaptive Proportional Gain Control	1-4	11.4	3.8	130
2011	JSSC	A 0.5-to-2.5 Gb/s Reference-Less Half-Rate Digital CDR With Unlimited Frequency Acquisition Range and Improved Input Duty-Cycle Error Tolerance	0.5-2.5	6.1	3.05	130
2009	ASSCC	Loop Latency Reduction Technique for All-Digital Clock and Data Recovery Circuits	1.25	23.4	18.72	180
2006	JSSC	A Digital Clock and Data Recovery Architecture for Multi-Gigabit/s Binary Links	5	150	30	130
2006	JSSC	A 2.5-Gb/s Multi-Rate 0.25- $\mu$ m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition	0.155-2.5	450	180	250
2006	CICC	A 1.6Gbps Digital Clock and Data Recovery Circuit	0.8-1.8	12	7.5	130