


Lesson32: Common Gate Stage

1


2011142024

최건주



Common-gate topology




- **Small signal properties**





- Input and output impedances



- Output resistance of CG stage in a special case



- Bias design



- Bias design

