High-Speed Serial Interface Circuits and Systems

Project 2 –

Equalizers

Project Goals

FIR Equalizer


Transmission line

Equalizer

Equalizer


- 4Gb/s FIR and CTLE equalizers design
 - Transmission line
 - Analyze transmission line impedance and loss
 - Need impedance matching
 - CTLE equalizer
 - R_{load}: 1Kohm & C_{load}: 50fF and Current limit: 600uA
 - FIR Equalizer
 - Make sure to use pre-cursor(s)
 - Input data condition
 - Swing voltage 600mV and rising & falling time 10ps
- The report must contain:
 - 1. Show schematic(size), transmission line characteristic(Z_0 , loss), output eye diagram (including simulation time), current for each circuit (FIR and CTLE).
 - 2. Explain how you come up with your circuit design.
 - 3. Evaluation standard
 - EYE diagram height and width (Differential output): Simulate at least 10us for eye-diagram
 - Total Current consumption
- Due date : 18 Dec. AM 10:00 @ B629 Hardcopy

Schematic



- Design 4Gb/s FIR and CTLE equalizers.
- Analyze transmission line impedance and loss.

Transmission Line



FIR Equalizer

CTLE **Transmission line FIR Equalizer Equalizer** -. Make sure to use pre-cursor(s) -. You can use any number of post-cursor(s) 2nd Post-cursor Main-cursor -. But power consumption should also be considered. 3rd Post-cursor Pre-cursor -. Need to match transmission line impedance. 1st Post-cursor 4st Post-cursor

CTLE

FIR Equalizer

Transmission line


CTLE Equalizer

-. R_{load}: 1Kohm


-. C_{load}: 50fF

-. Current limit: 600uA


- -. Tuning location of pole and zero
- -. Tuning DC gain



Simulation Result



EYE Diagram



- Pre-cursor and 3rd post-cursor FIR Equalizer
- CTLE Equalizer
- EYE Diagram
 - EYE width*: 219ps & height: 142mV
 - EYE Area*: 31210.58 (mV * ps)

*These results are single-ended

- Current consumption
 - Pre-emphasis: 28.222mA & CTLE Equalizer: 600uA
 - Total current: 28.822mA