


# **High-Speed Serial Interface Circuits and Systems**


**Design Exercise 4-2  
Phase Frequency Detector**

# Charge Pump PLL




- ✓ VCO (Week 2-3)
  - Generates the actual clock used by the system
- ✓ Charge Pump (Week 4)
  - Adjusts the frequency control signal of the VCO by charging and discharging the loop filter using the up and down signals of the PFD.
- ✓ PFD (Today)
  - Compares the reference clock to the VCO clock to determine whether the charge pump will charge or discharge the loop filter.

# Phase Frequency Detector




<PFD operation>



<PFD structure>

- ✓ Phase detector can't detect frequency difference.
- ✓ Using PFD, both phase lead/lag conditions and frequency lead/lag conditions can be calculated.

# TSPC D flip flop




- ✓ True single-phase clock DFF (Developed in the 80s')
- ✓ Using dynamic logic gate topology.
- ✓ Widely used structure for high speed applications.
- ✓ Detailed explanation

: B. Razavi, "TSPC Logic," *IEEE Solid-State Circuits Magazine*, Fall 2016


# TSPC DFF Schematic

## – MOS Length

- 모두 180 nm로 고정




# Simulation Setup




- 'clk' node

- ✓ use 'vpulse'
- ✓ Voltage 1 = 0
- ✓ Voltage 2 = 1.8
- ✓ Period =  $1/\text{clk}$
- ✓ delay time = delay
- ✓ rise time = 1p
- ✓ Fall time = 1p
- ✓ Pulse width =  $0.5/\text{clk}$


# Simulation Setup



- 'rstn' node
  - ✓ use 'vpulse'
  - ✓ Voltage 1 = 1.8
  - ✓ Voltage 2 = 0
  - ✓ Period = 500m
  - ✓ delay time = reset\_start
  - ✓ rise time = 1p
  - ✓ Fall time = 1p
  - ✓ Pulse width = 250m




# Simulation Setup



- 'D' node

- ✓ use 'rand\_bit\_stream'
- ✓ tperiod = 1/clk
- ✓ seed = 1
- ✓ vlogic\_high = 1.8
- ✓ vlogic\_low = 0
- ✓ tdel = 1p
- ✓ trise = 1p
- ✓ tfall = 1p




# Simulation Condition

- Simulation condition setting


- Choose analysis
- Analysis : tran
- transient sim. time = 5u
- Design variable :
  - reset\_start = 4u
  - clk = 100M
  - delay = 7.7777n

- check output node to plot


- Q
- clk
- D
- rstn




# Simulation result



# Simulation result



# Modified structure of TSPC for PFD




- ✓ Precharge type PFD
- ✓ Required MOS for sampler :  $12 \rightarrow 8$
- ✓  $D + \text{reset} \rightarrow \text{set}$
- ✓ Widely used for PFD design
- ✓ Detailed explanation
  - : Sungjoon Kim et al, "A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL," *IEEE Journal of Solid-State Circuits*, May 1997


# Modified TSPC DFF Schematic

- MOS Length

- 모두 180 nm로 고정




# Simulation Setup




- 'clk\_ref' node
  - ✓ use 'vpulse'
  - ✓ Voltage 1 = 0
  - ✓ Voltage 2 = 1.8
  - ✓ Period =  $1/\text{clk\_ref}$
  - ✓ delay time =  $\text{delay\_ref}$
  - ✓ rise time = 1p
  - ✓ Fall time = 1p
  - ✓ Pulse width =  $0.5/\text{clk\_ref}$

# Simulation Setup



- 'clk\_div' node
  - ✓ use 'vpulse'
  - ✓ Voltage 1 = 0
  - ✓ Voltage 2 = 1.8
  - ✓ Period =  $1/\text{clk\_div}$
  - ✓ delay time =  $\text{delay\_div}$
  - ✓ rise time = 1p
  - ✓ Fall time = 1p
  - ✓ Pulse width =  $0.5/\text{clk\_div}$

# Simulation Setup



- 'nor\_gate'

- ✓ vlogic\_high = 1.8
- ✓ vlogic\_low = 0
- ✓ vtrans = 0.9
- ✓ tdel = 1p
- ✓ trise = 1p
- ✓ tfall = 1p


# Simulation Condition

- Simulation condition setting

- Choose analysis
- Analysis : tran
- transient sim. time = 100n
- Design variable :
  - clk\_ref = 100M
  - clk\_div = 100M
  - delay\_ref = 0n / 1n
  - delay\_div = 1n / 0n


- check output node to plot

- clk\_ref
- clk\_div
- up
- down




# Simulation Condition


- Initial Condition
- Nodes
  - SET = 1.8
  - QB\_ref 1.8
  - QB\_div = 1.8




# Phase lead




# Phase lag




# Frequency lead



# Frequency lag




# Dead zone of PFD




- ✓ PFD cannot detect the phase difference in a certain area:
  - Dead zone of PFD
- ✓ Caused by finite rising/falling time of DFF output
- ✓ The larger the dead zone, the worse the jitter performance of the PLL.

# Dead zone of PFD




< delay= 1n >



< delay= 5p >

✓ PFD output can't rise to logic high.

# Connect to Charge Pump



# Homework

- ✓ Simulate Vcont with co-simulation of PFD and CP.
- ✓ Use charge pump circuit made in 4<sup>th</sup> week.
- ✓ Loop filter for charge pump : 10p capacitor load
- ✓ Initial Condition : Charge pump output (Vcont) = 0.9
- ✓ Check for all conditions : Phase lead/lag, Frequency lead/lag
- ✓ Deadline : **10/08(Thu) 19:00**
  - Upload pdf file to YSCEC