Characterization of Silicon Avalanche Photodetectors Fabricated in Standard CMOS process

Hyo-Soon Kang, Myung-Jae Lee and Woo-Young Choi

Department of Electrical and Electronic Engineering, Yonsei University, 134 Shinchon-dong, Seodaemoon-gu, Seoul 120-749, Korea

Author email address: wchoi@yonsei.ac.kr

Abstract: We present and characterize silicon avalanche photodetectors (APDs) fabricated with 0.18 μm standard complementary metal-oxide-semiconductor (CMOS) process. When the bias is above the avalanche breakdown voltage, the device exhibits photodetection frequency response peaking due to resonance caused by appearance of inductive components in avalanche region.

CMOS-compatible photodetectors have been widely investigated for application in short-distant optical access network and optical interconnect due to the possibility of low-cost integrated optical receivers, which have photodetector as well as other necessary electronic circuits [1, 2]. However, standard CMOS process has inherent drawbacks attributed to narrow depletion region between P+ source/drain and n-well region and limits bandwidth-efficiency product [2]. To overcome this, avalanche photodetectors (APDs) are very promising owing to their internal gain. Furthermore, InGaAs/InAlAs APD results shows that avalanche process can enhance the gain-bandwidth product with the help of the internal rf-gain effect in avalanche region [3].

In this work, we present and characterize CMOS-compatible avalanche photodetectors (CMOS-APD) fabricated with 0.18 μm standard CMOS process without any process modification or a special substrate. By adopting the bias above avalanche breakdown voltage, CMOS-APD exhibits rf-peaking in photodetection frequency response as observed in InGaAs/InAlAs APD [3]. We clarify the physical origin of rf-peaking effect by the examination of impedance characteristics.

Fig. 1 shows the cross-sectional diagram of fabricated CMOS-APD. To eliminate slow diffusion currents, only vertical P+/n-well junction is used and multi-finger electrode with narrow finger space of 0.5 μm is formed. The vertical PN-junction structure can also mitigate the edge breakdown in the avalanche regime. The active area of our CMOS-APD is about 30 × 30 μm² and the salicide process is blocked for the optical window.

For characterization of the device, all experiments were done on wafer and 850 nm laser diode as well as electro-optic modulator are used. Fig.2 shows photocurrent and avalanche gain as well as current-voltage (I-V) characteristics with and without optical illumination. The fabricated CMOS-APD has avalanche breakdown voltage (V_{bk}) of 10.2 V and maximum avalanche gain of about 1250 at V_{bk} under 0.1 mW optical illumination. Fig. 3 shows the photodetection frequency response of CMOS-APD when the incident optical power is 0.2 mW. Interestingly, at reverse bias voltage (V_r) larger than V_{bk}, rf-peaking is observed at the high frequency region. Such rf-peaking has been also reported in InGaAs/InAlAs APD [3]. The rf-peaking can be explained by changes in the impedance characteristics of CMOS-APD in avalanche region. As in transit-time diode such as IMPATT diode, the impedance of CMOS-APD can have an inductive component at V_r above V_{bk} in avalanche region [4] and this inductive component can cause rf-peaking. Fig. 4 shows measured reflection coefficients of the device from 50 MHz to 13.5 GHz using vector network analyzer with on-wafer calibration. At V_r of 10.0 V, CMOS-APD does not have any inductive components. However, at V_r larger than V_{bk}, the device reactance changes from capacitive to inductive and then again to capacitive as the frequency increases. From this impedance changes...
characteristic on Smith chart, it is believed that CMOS-APD has inductive component as well as capacitive component in avalanche regime. We can expect that these inductive and capacitive components can cause resonance which results in rf-peaking in photodetection frequency response.

In Fig. 3, it is noted that the rf-peak frequency increases with increasing $V_R$. This can be explained by the fact that the inductance in avalanche region is inversely proportional to the current [4] and the CMOS-APD current increases as $V_R$ increases as shown in Fig. 2.

In summary, Si APD devices were fabricated in standard CMOS process and characterized. When the bias above avalanche breakdown voltage, CMOS-APD exhibits rf-peaking in photodetection frequency response due to resonance caused by appearance of inductive components in avalanche region. Through the results, it is expected that the optimization of the CMOS-APD utilizing rf-peaking can enhance photodetection 3-dB bandwidth while maintaining sufficient avalanche gain.

References