[RS7-4] A 1.8Gb/s/ch 10mW/ch -23dB Crosstalk Eight-Channel Transimpedance Amplifier Array for LADAR Systems
Sang Gyun Kim¹, Seung Hwan Jung², Xiao Ying¹, Hanbyul Choi¹, Yun Seong Eo¹,² and Sung Min Park¹
¹Kwangwoon University, Korea
²Silicon R&D, Korea

Akilan Thangarajah¹, Heng-Ming Hsu², Mongkol Ekpanyapong¹, Chumnarn Punyasai², Yi-Te Chou³ and Nai-Chen Liu³
¹Asian Institute of Technology, Thailand.
²National Chung Hsing University, Taiwan
³National Electronics and Computer Technology Center, Thailand

Session 9

Clock and PLL

15:30–16:30 Regular Session 9 201
Chair: Youngcheol Chae (Yonsei University, Korea)
Horny-Yuan Shih (Tamkang University, Taiwan)

[RS9-1] A Spread Spectrum Clock Generator with Controllable Frequency Modulation Profile
Il-Hyung Chung, Kang-Sub Kwak, Jong-Hyun Ra, Seong-Kwan Hong and Oh-Kyong Kwon
Hanyang University, Korea

[RS9-2] A W-band VCO using center-tapped basic inductor in 65nm CMOS
Jongsuk Lee and Yong Moon
Soongsil University, Korea

[RS9-3] A Two-Point Tuning LC VCO with Minimum Variation of KVCO² for Quad-Band GSM/GPRS/EDGE Polar Transmitter in 65-nm CMOS
Taemin Kim, Jihoon Son, Hae-ddeul Kim and Hyunchol Shin
Kwangwoon University, Korea

[RS9-4] A Spur free 0.4-V 88-W 200-MHz Phase-Locked Loop
Joung-Wook Moon, Kwang-Chun Choi, Min-Hyeong Kim, and Woo-Young Choi
Yonsei University, Korea
A Spur free 0.4-V 88-μW 200-MHz Phase-Locked Loop

Joung-Wook Moon, Kwang-Chun Choi, Min-Hyeong Kim, and Woo-Young Choi

Dept. of Electrical and Electronic Engineering, Yonsei University
50 Yonsei-ro, Seodaemun-gu,
Seoul, Korea
wchoi@yonsei.ac.kr

Abstract

An ultra-low voltage phase-locked loop (PLL) is demonstrated in standard 130-nm CMOS technology. The PLL employs a novel low-voltage charge-pump circuit which compensates current and leakage mismatches that result in suppressed reference spurs. Its voltage-controlled oscillator is realized with supply-regulated active-loop filter. Our PLL occupies 0.014 mm² and consumes 88 μW at 0.4-V supply for 200-MHz operation.

Keywords-component; low voltage charge pump, phase locked loop, power efficiency, spur reduction, ultra low voltage

I. Introduction

There are increasing demands for ICs with reduced power consumption as well as enhanced power efficiency. One method of reducing power consumption is lowering supply voltages. ITRS predicts that the operating supply voltage will be reduced to 0.43 V by 2026 [1]. However, designing analog and mixed-mode ICs with reduced supply voltages is a great challenge for many designers.

Since a PLL is one of the most important blocks for many wireline and wireless applications, realizing PLL circuits that can operate at ultra-low voltage (ULV) supplies is an important research topic. Although there have been many attempts to realize PLLs with ULV supplies [2-5], so far 0.5 V is the lowest supply voltage achieved for PLL. Further reduction is not easy due to the multi-stacked charge pump and the VCO voltage headroom.

In this paper, we propose novel solutions for above limitations and achieve 200 MHz PLL operating at 0.4 V. In addition, our PLL has much reduced reference spur. In Section II of this paper, the overall PLL architecture is described and details of each building block are given. Section III presents the measurement results, and conclusions is given in Section IV.

II. PLL Architecture

Fig. 1 shows overall PLL architecture. It consists of a conventional DFF-based phase-frequency detector (PFD), a low-voltage charge pump (CP) and a supply-regulated active-loop filter VCO (SRALF VCO) [6]. SRALF VCO generates supply-variable output signal, which are processed for fixed clock output by a level shifter (LVL Shifter). The 1/16 frequency division (FD) is realized with two different types of dividers, 1/2 division with E-TSPC [7] which can operate faster, and 1/8 division with 2 stages of TSPC [8] which consumes less power.

A. Charge Pump

CP design with an ULV supply is especially challenging due to limitation in using multiple stacked transistors and non-ideal behaviors [9]. CMOS CPs usually have PMOS and NMOS switches which cannot produce perfect current matching characteristics due to output impedance mismatches. Moreover, as CMOS technology scales down, gate oxide thickness and the threshold voltages are also reduced, but undesirable leakage current is increased [10].
As a result, UP and DOWN current mismatch and leakage current cause substantial increase in PLL static phase offset and reference spur. Several mismatch-free CPs have been reported [11, 12], but these cannot operate with ULV supplies. In [4], a modified gate-switching structure with 2-stacked transistors was used. Although this works well with ULV supply, it is vulnerable to the current mismatch problem. In [5], the DTCMOS structure was used to overcome the voltage headroom problem. However, this 4-stacked structure requires triple-well process. In order to solve these problems, we proposed a novel gate-switching CP which can compensate mismatch and leakage current.

Fig. 2 shows the proposed CP circuit. In Block A, with OTA_A, \( V_{\text{REF}} \) at REF node follows \( V_{\text{CP\_OUT}} \) at CP\_OUT node. In Block B, a feedback loop is implemented, which detects the off-path voltage \( V_{\text{DET}} \) at DET node and compensates the body-bias voltage of PMOS transistors. In this way, the charging and discharging transistor, M1 and M2, have same leakage current and \( V_{\text{CP\_OUT}} \) is free from the difference in leakage current.

Fig. 3 shows the post-layout simulation results of our CP. Fig. 3(a) shows mismatch currents for different process corners. UP and DOWN currents are equal as long as the OTA maintains sufficient gain. Fig. 3(b) shows CP output variation after the PLL is locked. Output voltage variation due to the leakage current is reduced about 66 % with the compensation technique.

### B. Supply-Regulated Active-Loop-Filter VCO

Inverter type full-swing delay cells can provide VCOs with lower-power consumption than fully differential delay cells. However, full-swing VCOs are very vulnerable to supply noises and, consequently, require good supply regulators. Moreover, because ULV CP provides a narrow control voltage range, the VCO output frequency is restricted to a narrow range. As a solution, we adopt a supply-regulated active-loop-filter VCO (SRALF VCO) [6]. With this, VCO circuit can be immune to supply noises and completely isolated from CP output and VCO input control voltages. Fig. 4 shows our SRALF VCO circuit having 3-stages of inverter-type SCO. The external loop filter is used in our implementation that allows loop filter optimization after the chip is fabricated.
III. Measurement Result

A prototype PLL is fabricated with 130-nm standard CMOS technology and mounted on FR4 board for measurement. 12.5 MHz reference frequency is applied by a signal generator, and the PLL output is measured by an oscilloscope and a spectrum analyzer. Fig. 5 shows a die microphotograph. The core area is about 0.014 mm$^2$ excluding the off-chip loop filter. Fig. 6 shows the measured PLL output spectra: (a) without CP compensation and (b) with automatic CP compensation. For both figures, the center frequency is 200 MHz with 50 MHz span. The reference spur is -25.67 dBc for (a) and -44.3 dBc for (b). This clearly shows that our CP mismatch and leakage current compensation technique successfully works.

Fig. 7 shows the measured phase noise of our PLL with 0.4-V supply voltage. It is -84.2 dBc/Hz at 1-MHz offset. Fig. 8 shows the measured jitter characteristics with 0.4-V supply voltage. The RMS jitter is 100.74 ps (0.02 UI). This poor jitter performance is
mainly due to the low-power SCO which has large gain of 4 GHz/V. OTAs consume 20-μW and the rest of the PLL 68-μW excluding the output buffer. This corresponds to 0.44 mW/GHz, which is the lowest among ULV PLLs reported so far.

IV. Conclusion

We demonstrate 200 MHz PLL operating with 0.4 V supply voltage in standard 130-nm CMOS technology. The charge pump in our PLL effectively reduces UP/DOWN current and leakage current mismatches, resulting in significantly reduced reference spur. It also has a SRAFL VCO, which overcomes the narrow CP control voltage range and provides immunity to supply noises. This ULV PLL consumes only 88 μW and achieves record-low power efficiency.

Acknowledgment

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (2012R1A2A1A01009233). The authors are also thankful to IC Design Education Center (IDEC) for EDA software and MPW support.

References


