A 20 Gb/s CMOS Single-Chip 850 nm Optical Receiver

Seung-Jae Yang¹⁰, Jae-Ho Lee¹⁰, Myung-Jae Lee¹⁰, Member, IEEE, and Woo-Young Choi¹⁰, Member, IEEE

Abstract—An 850 nm monolithic optical receiver is realized with the standard 28 nm complementary metal-oxide-semiconductor (CMOS) technology without any process modification or design rule violation. The single-chip optical receiver contains a Si avalanche photodetector (APD) and an underdamped transimpedance amplifier (TIA) which compensates the Si APD bandwidth limitation. The Si APD characteristics are measured and modeled with an equivalent circuit that accurately emulates the Si APD frequency responses and the noise characteristics. Using this model, the optimal design of the receiver circuit is carried out. The fabricated monolithic optical receiver achieves 20 Gb/s operation.

Index Terms—Avalanche photodetector, monolithic optical receiver, multiple junctions, optical interconnect, silicon photodiode, silicon photonics, standard CMOS technology.

I. INTRODUCTION

T HE demand for high-bandwidth interconnects in such applications as data centers and high-performance computing has led to the widespread adoption of optical interconnect solutions. Among several different optical interconnect solutions available, the one based on 850 nm vertical-cavity surfaceemitting lasers (VCSELs), III-V photodetectors (PDs), and multi-mode fiber (MMF) is widely employed for short-distance optical interconnect applications [1], [2]. In addition, 850 nm VCSELs and PDs have great potential for free-space optical (FSO) communication applications [3]. For all these applications, component cost reduction is essential. One approach in this regard is realizing PDs with the Si IC fabrication technology and monolithically integrating them with Si electronics. Such monolithic optical receivers have been demonstrated in 0.25 μ m BiCMOS technology for 12.5 Gb/s operation [4], in 0.13 μ m

Manuscript received 25 December 2023; revised 27 February 2024; accepted 5 March 2024. Date of publication 8 March 2024; date of current version 8 July 2024. This work was supported by the Institute of Information and communications Technology Planning and Evaluation (IITP) funded by the Korea Government (MSIT) Development of Tbps/mm chiplet interface IP and silicon photonics technology for AI and vehicle SoC, under Grant RS-2023-00222171. The chip fabrication and EDA tools was supported by the IC Design Education Center (IDEC), Korea. (Seung-Jae Yang and Jae-Ho Lee contributed equally to this work.) (Corresponding author: Woo-Young Choi.)

Seung-Jae Yang, Jae-Ho Lee, and Woo-Young Choi are with the High-Speed Circuits and Systems Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul 03722, South Korea (e-mail: sjyang1420@yonsei.ac.kr; jayholee@yonsei.ac.kr; wchoi@yonsei.ac.kr).

Myung-Jae Lee is with the Post-Silicon Semiconductor Institute, Korea Institute of Science and Technology, Seoul 02792, South Korea (e-mail: mj.lee@kist.re.kr).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/JLT.2024.3374707.

Digital Object Identifier 10.1109/JLT.2024.3374707

CMOS for 10 Gb/s [5], and in 65 nm CMOS for 18 Gb/s [6]. In these, the Si APD is used to provide larger responsivity while having sufficient photodetection bandwidth. The challenge of realizing a Si monolithic optical receiver in more advanced technology nodes is the degradation of Si APD performance. In more advanced CMOS technology nodes, doping concentrations tend to be higher in order to reduce the short-channel effect of MOS transistors. This causes narrower depletion region width, which in turn reduces the volume where incident photons are absorbed and experience avalanche gain resulting in reduced photodetection responsivity [7]. However, with more advanced technology nodes, Si electronics can have higher-speed operation with reduced power consumption. Achieving the optimal performance trade-off between the Si APD and CMOS electronics in any given CMOS technology nodes is the key for realizing the best-performing Si monolithic optical receiver. In this paper, a Si APD is realized in 28 nm standard CMOS technology without any process modification and design rule violation, and its photodetection characteristics at 850 nm are investigated. Furthermore, an equivalent circuit model that faithfully represents the Si APD photodetection characteristics including noise is implemented. Using this model, a monolithic optical receiver is designed with the underdamped TIA that compensates the Si APD bandwidth limitation. The fabricated optical receiver achieves 20 Gb/s operation with bit error rate (BER) less than 10^{-12} for $2^{31}-1$ pseudo random bit sequence (PRBS) incident optical data having an average power of -4 dBm.

II. SI APD

Fig. 1 shows the cross-section of the Si APD fabricated in 28 nm CMOS technology. The device relies on the vertical N+/P-well junction for photodetection. The N+/P-well structure is used because it can provide a larger photodetection bandwidth due to the larger minority carrier mobility than the P+/N-well junction [8]. The deep N-well is used for isolating the P-well region from the slow diffusion of photogenerated carriers in the P-substrate and for blocking substrate noise coupling [9], [10]. The shallow trench isolation (STI) guard ring is used for the N+/P-well junction, preventing premature edge breakdown [11]. The salicide-blocking layer is used only for the optical window of 5 μ m \times 5 μ m to reduce the parasitic resistance in the contacts [12]. This is much larger than the smallest size that can be realized without violating the 28 nm CMOS design rule due to optical coupling consideration. The Si APD operation is achieved by applying a reverse bias voltage between N+ and

^{0733-8724 © 2024} IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Cross-section of the N+/P-well Si APD in 28 nm CMOS.

P-well and extracting the photocurrents through the N+ contact. The P-well and the deep N-well junction are also reverse-biased so that the influence of the P-substrate can be prevented [9].

Fig. 2(a) Shows the measured current-voltage characteristics of the fabricated Si APD for several incident optical powers. For the measurement, an 850 nm laser diode is used as an optical source, and a lensed fiber with a 2.5 μ m spot diameter is used for injecting light into the Si APD on the wafer. The coupling loss for this lensed fiber is about 3 dB. The Si APD has a breakdown voltage of about 9.82 V. Fig. 2(b) shows responsivities, determined as the ratio of the difference between the measured current under illumination and the dark condition to the optical power injected into the Si APD excluding the coupling loss at three different optical powers. The maximum responsivity is achieved at the reverse bias voltage of about 9.8 V. The maximum responsivity becomes smaller with higher optical power: 7.65 A/W for -20 dBm optical power, 1.26 A/W for -10 dBm, and 0.28 A/W for 0 dBm. The reduction in Si APD responsivity with higher optical power is due to the avalanche multiplication saturation within the Si APD [13].

Fig. 3(a), (b), and (c) show the measured Si APD photodetection frequency responses at three different reverse bias voltages. For the measurement, an electro-optical modulator and a vector network analyzer are used along with careful calibration of cables and RF connectors. The average optical power injected into the Si APD is 0 dBm, because lower optical powers do not provide a sufficient signal level for our photodetection frequency response measurement setup. The Si APD has a larger photodetection bandwidth of about 9.75 GHz at the reverse bias voltage of around 10.2 V due to the enhanced inductive peaking effect [14]. Fig. 4 shows the measured electrical reflection coefficients (S11) of the Si APD at different reverse bias voltages. The measurement conditions are identical to the photodetection frequency response measurement.

Fig. 5(a) shows the measured signal and the noise current of the Si APD at three different reverse bias voltages. For the signal current measurement, 0 dBm optical power is externally modulated at 1 GHz and the resulting signal current is measured at 1 GHz with a spectrum analyzer. For the noise current measurement, the same 0 dBm optical power is injected into the



Fig. 2. (a) Current-voltage and (b) responsivity characteristics of the Si APD at different incident optical powers.

Si APD without any modulation and the power spectral density (PSD) at 1 GHz is measured with a spectrum analyzer. The noise current is estimated by multiplying the measured PSD with the noise bandwidth, which is determined from the measured photodetection frequency response. For both measurements, the Si APD output signal is amplified with commercial low-noise amplifiers (LNAs) having total gain of 46 dB and 3 dB noise figure so that the limitation of the spectrum analyzer resolution can be mitigated for the noise current measurement. The impact of the LNA is de-embedded. Fig. 5(b) shows the signal-to-noise ratio (SNR) of the Si APD derived from the measured signal and noise currents. The peak SNR is achieved at the reverse bias voltage of 9.4 V which has the responsivity of 0.067 A/W. While the reverse bias voltage of 9.8 V exhibits the maximum responsivity, its SNR is smaller than that of 9.4 V due to the elevated noise current.



Fig. 3. Measured and simulated photodetection frequency responses of the Si APD at the reverse bias voltage of (a) 9.4 V, (b) 9.8 V, and (c) 10.2 V. Hollow circles represent the measured data and solid lines the simulated results.



Fig. 4. Measured and simulated electrical reflection coefficients of the Si APD at different reverse bias voltages. Hollow circles represent the measured data and solid lines the simulated results.

Fig. 6 shows the equivalent circuit for the Si APD. In the circuit, C_j represents the junction capacitance between N+ well and P-well [14]. R_a and R_l represent lossy characteristics due to the finite reverse saturation current and the field-dependent velocity [15]. Inductor L_a represents the phase delay in the current due to impact ionization. R_{pw} represents the inactive



Fig. 5. Measured (a) signal and noise current and (b) SNR of the Si APD as a function of the reverse bias voltage.

P-well resistance and C_p the capacitance between the N+ and P+ electrodes. R_{dnw} represents the deep N-well resistance, and C_{dnw} the capacitance between Deep N-well and P-well [16]. The effect of the photo-generated carrier transit time is modeled with a current source having the bandwidth of f_{tr} [14]. $I_{n,rms}$ represents the root mean square (rms) noise current. Table I shows the numerical values for all the circuit elements at three different bias conditions. For passive circuit elements, their numerical values are determined by fitting the measured S11 results with the simulated results as shown in Fig. 4. The f_{tr} values are determined by fitting the equivalent circuits having the extracted passive circuit element values as shown in Fig. 3(a), (b), and (c). $I_{n,rms}$ values are determined from the measured noise PSDs.



Fig. 6. Equivalent circuit model of the Si APD.



Fig. 7. Block diagram of the monolithic optical receiver.

TABLE I EXTRACTED PARAMETER VALUES OF THE EQUIVALENT CIRCUIT MODEL OF THE SI APD

	9.4V	9.8V	10.2V		
C_{p} (fF)	5				
L_a (nH)	20	14	4.3		
$R_{a}\left(\Omega ight)$	12800	825	240		
<i>R</i> / (kΩ)	20	12	8		
C_j (fF)	19	16	12		
$R_{pw}\left(\Omega ight)$	100				
$R_{dnw}\left(\Omega ight)$	220				
$C_{dnw}(fF)$	190	165	140		
f _{tr} (GHz)	5.8	5.9	9		
$I_{n,rms}(\mu A)$	3.6	23	38.4		



Fig. 8. (a) Schematic diagram of TIA and (b) simulated frequency response of the monolithic optical receiver.

III. MONOLITHIC OPTICAL RECEIVER

Fig. 7 shows the block diagram of our monolithic optical receiver. It is composed of the Si APD with a dummy PD, a TIA, a DC offset cancellation (DCOC) loop, a DC-balanced buffer, and the output buffer for 50 Ω loads. The cathode of the Si APD is biased through the common-mode feedback circuit of the TIA. The anode of the Si APD is biased through the external DC supply.

Fig. 8(a) shows the schematic of the TIA. It is designed to have the under-damped frequency response so that it can compensate the bandwidth limitation of the Si APD [17]. For the monolithic optical receiver design, the equivalent circuit model of the Si APD model at the reverse bias voltage of 9.4 V is used, which shows the highest SNR. By using the Si APD equivalent circuit, the parameters of the TIA are set to have the desired under-damped response. The designed TIA has 1 k Ω feedback resistors with 4.36 dB peaking at 9.8 GHz as shown



Fig. 9. Eye diagram of the monolithic optical receiver with 20 Gb/s, $2^{31} - 1$ PRBS data at the reverse bias voltage of 9.4 V for (a) simulated result with the Si APD equivalent circuit model and (b) measured result.

TABLE II COMPARISON OF MONOLITHIC OPTICAL RECEIVERS

	[4]	[5]	[6]	This work
Process	0.25 µm BiCMOS	0.13 µm CMOS	65 nm CMOS	28 nm CMOS
Data rate	12.5 Gb/s	10 Gb/s	18 Gb/s	20 Gb/s
PRBS	2 ³¹ -1	2 ⁷ -1	2 ¹⁵ -1	2 ³¹ -1
PD BW	5 GHz	3.5 GHz	1.1 GHz	5.66 GHz
PD responsivity	0.07 A/W	3.92 A/W	0.272 A/W	0.067 A/W
Sensitivity	-7 dBm	-18.8 dBm	-4.9 dBm	-4 dBm
Power*	59 mW	5.7 mW	48 mW	11.34 mW
Energy efficiency	4.72 pJ/b	0.57 pJ/b	2.7 pJ/b	0.567 pJ/b

* Excluding output buffer power

with a blue line in Fig. 8(b). This together with the Si APD frequency response provides 58 dB Ω transimpedance gain and 10.9 GHz 3 dB bandwidth, which is much larger than the Si APD bandwidth of 5.9 GHz, as shown in Fig. 8(b). The DC-balanced buffer consists of two on-chip low pass filters and a $f_{\rm T}$ -doubler. The low cutoff frequency of the low pass filter is set to 1 MHz to avoid the DC wander effect.

The accuracy of the Si APD equivalent circuit can be verified by comparing the simulated and the measured eye diagrams. Fig. 9(a) and (b) show those results for 20 Gb/s $2^{31}-1$ PRBS input data having 0 dBm optical incident power when the Si APD is biased at the reverse bias voltage of 9.4 V. The simulation results include the Si APD frequency response and noise characteristics as well as the TIA performance. Fig. 10 shows the measured BER for 20 Gb/s, $2^{31}-1$ PRBS input data at different optical powers. The BER less than 10^{-12} is achieved with -4 dBm optical incident power.

Table II compares the performance of our monolithic optical receiver with previously reported results. The data for this work given in the table are for the results obtained at the reverse bias voltage of 9.4 V where the Si APD shows the highest SNR. As can be seen in the table, our monolithic optical receiver achieves the highest data rate of 20 Gb/s with the smallest



Fig. 10. Measured BER curve of the monolithic optical receiver for 20 Gb/s, 2^{31} –1 input data.

energy efficiency even if $2^{31}-1$ PRBS input data are used for measurement unlike [5], [6].

IV. CONCLUSION

We successfully demonstrated the monolithic 850 nm optical receiver realized with the standard 28 nm CMOS technology without any process modification or design rule violation. The Si APD characteristics are carefully measured and modeled with an equivalent circuit that accurately emulates Si APD frequency response and noise characteristics. With this model, the optimal design of the optical receiver circuit is carried out. The fabricated monolithic optical receiver achieves 20 Gb/s operation with -4 dBm sensitivity and 0.567 pJ/bit energy efficiency.

REFERENCES

- P.-J. Peng et al., "A 56-Gb/s PAM-4 transmitter/receiver chipset with nonlinear FFE for VCSEL-based optical links in 40-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 57, no. 10, pp. 3025–3035, Oct. 2022.
- [2] J. He et al., "Design of a PAM-4 VCSEL-based transceiver front-end for beyond-400G short-reach optical interconnects," *IEEE Trans. Circuits Syst. I: Regular Papers*, vol. 69, no. 11, pp. 4345–4357, Nov. 2022.
- [3] S. Liverman et al., "Dynamic indoor free-space optical communication enabled by beam steering and beam shaping," *Appl. Opt.*, vol. 62, no. 9, pp. 2367–2375, 2023.
- [4] J.-S. Youn, M.-J. Lee, K.-Y. Park, H. Rucker, and W.-Y. Choi, "An integrated 12.5-Gb/s optoelectronic receiver with a silicon avalanche photodetector in standard SiGe BiCMOS technology," *Opt. Exp.*, vol. 20, no. 27, pp. 28153–28162, 2012.
- [5] S. Nayak, A. H. Ahmed, A. Sharkia, A. S. Ramani, S. Mirabbasi, and S. Shekhar, "A 10-Gb/s –18.8 dBm sensitivity 5.7 mW fully-integrated optoelectronic receiver with avalanche photodetector in 0.13-μm CMOS," *IEEE Trans. Circuits Syst. I: Regular Papers*, vol. 66, no. 8, pp. 3162–3173, Aug. 2019.
- [6] Q. Pan, Y. Wang, Y. Lu, and C. P. Yue, "An 18-Gb/s fully integrated optical receiver with adaptive cascaded equalizer," *IEEE J. Sel. Topics Quantum Electron.*, vol. 22, no. 6, pp. 361–369, Nov./Dec. 2016.
- [7] B. Nakhkoob, S. Ray, and M. M. Hella, "High speed photodiodes in standard nanometer scale CMOS technology: A comparative study," *Opt. Exp.*, vol. 20, no. 10, pp. 11256–11270, 2012.

- [8] M.-J. Lee and W.-Y. Choi, "A silicon avalanche photodetector fabricated with standard CMOS technology with over 1 THz gain-bandwidth product," *Opt. Exp.*, vol. 18, no. 23, pp. 24189–24194, 2010.
- [9] M.-J. Lee and W.-Y. Choi, "Performance optimization and improvement of silicon avalanche photodetectors in standard CMOS technology," *IEEE J. Sel. Topics Quantum Electron.*, vol. 24, no. 2, Mar./Apr. 2018, Art. no. 3801013.
- [10] B. Razavi, "Prospects of CMOS technology for high-speed optical communication circuits," *IEEE J. Solid-State Circuits*, vol. 37, no. 9, pp. 1135–1145, Sep. 2002.
- [11] M.-J. Lee, H. Rucker, and W.-Y. Choi, "Effects of guard-ring structures on the performance of silicon avalanche photodetectors fabricated with standard CMOS technology," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 80–82, Jan. 2012.
- [12] M.-J. Lee and W.-Y. Choi, "Effects of parasitic resistance on the performance of silicon avalanche photodetectors in standard CMOS technology," *IEEE Electron Device Lett.*, vol. 37, no. 1, pp. 60–63, Jan. 2016.
- [13] M.-J. Lee, H. Rucker, and W.-Y. Choi, "Optical-power dependence of gain, noise, and bandwidth characteristics for 850-nm CMOS silicon avalanche photodetectors," *IEEE J. Sel. Topics Quantum Electron.*, vol. 20, no. 6, Nov./Dec. 2014, Art. no. 3802807.
- [14] M.-J. Lee, H.-S. Kang, and W.-Y. Choi, "Equivalent circuit model for Si avalanche photodetectors fabricated in standard CMOS process," *IEEE Electron Device Lett.*, vol. 29, no. 10, pp. 1115–1117, Oct. 2008.
- [15] Y. Wang, "Small-signal characteristics of a read diode under conditions of field-dependent velocity and finite reverse saturation current," *Solid-State Electron.*, vol. 21, no. 4, pp. 609–615, 1978.
- [16] Y. Ogasahara, M. Hashimoto, T. Kanamoto, and T. Onoye, "Measurement of supply noise suppression by substrate and deep N-well in 90nm process," in *Proc. IEEE Asian Solid-State Circuits Conf.*, 2008, pp. 397–400.
- [17] H.-Y. Jung, J.-M. Lee, and W.-Y. Choi, "A high-speed CMOS integrated optical receiver with an under-damped TIA," *IEEE Photon. Technol. Lett.*, vol. 27, no. 13, pp. 1367–1370, Jul. 2015.

Seung-Jae Yang received the B.S. degree in 2020 in electrical and electronic engineering from Yonsei University, Seoul, South Korea, where he is currently working toward the Ph.D. degree in electrical and electronic engineering. His research interests include high-speed electronic and photonic interconnect IC design.

Jae-Ho Lee received the B.S. degree in 2021 in electrical and electronic engineering from Yonsei University, Seoul, South Korea, where he is currently working toward the Ph.D. degree. His research interests include high-speed optical receiver IC design for WDM systems.

Myung-Jae Lee (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical and electronic engineering from Yonsei University, Seoul, South Korea, in 2006, 2008, and 2013, respectively. His doctoral dissertation concerned silicon avalanche photodetectors fabricated with standard CMOS/BiCMOS technology. From 2013 to 2017, he was a Postdoctoral Researcher with the Faculty of Electrical Engineering, Delft University of Technology, Delft, The Netherlands, where he worked on single-photon sensors and applications based on single-photon avalanche diodes. In 2017, he joined the School of Engineering, École Polytechnique Fédérale de Lausanne, Neuchâtel, Switzerland, as a Scientist, working on advanced single-photon sensors/applications and coordinating/managing several research projects as a Co-Principal Investigator. Since 2019, he has been a Principal Investigator/Principal Research Scientist with the Post-Silicon Semiconductor Institute, Korea Institute of Science and Technology (KIST), Seoul, South Korea, where he has led the research and development of next-generation single-photon detectors and sensors for various applications. His research interests include photodiodes/photodetectors to single-photon detectors/sensors, concentrating since 2006 on CMOS-compatible avalanche photodetectors and single-photon avalanche diodes and applications thereof, including LiDAR, ToF, 3D vision, biophotonics, quantum photonics, space, security, silicon photonics, and optical interconnects.

Woo-Young Choi (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 1986, 1988, and 1994, respectively. After working in NTT Opto-Electronics Laboratories, Kanagawa, Japan, as a Postdoctoral Research Fellow, he joined the Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea, where he is currently a Professor at Yonsei University, Seoul, South Korea, he directs High-Speed Circuits and Systems Laboratory, where he and his research assistants pursue next-generation interconnect solutions based on high-speed CMOS integrated circuits and Si Photonics.