An 8-Gb/s Inductorless Adaptive Passive Equalizer in 0.18- μm CMOS Technology

Joung-Wook Moon and Woo-Young Choi

Abstract—This paper presents an inductorless 8-Gb/s adaptive passive equalizer with low-power consumption and small chip area. The equalizer has a tunable RC filter which provides high-frequency gain boosting and a limiting amplifier that restores the signal level from the filter output. It also includes a feedback loop which automatically adjusts the filter gain for the optimal frequency response. The equalizer fabricated in 0.18-µm CMOS technology can successfully equalize 8-Gb/s data transmitted through up to 50-cm FR4 PCB channels. It consumes 6.75 mW from 1.8-V supply voltage and occupies 0.021 mm² of chip area.

Index Terms—Adaptive equalizer, CMOS, inductorless, passive filter, power efficient

I. INTRODUCTION

As data transmission speed for various electronic applications increases, inter-symbol interference (ISI) caused by frequency-dependant channel loss becomes more severe. In order to overcome this, various types of high-speed equalizers have been reported [1-3], [7-10]. In particular, equalizers having passive filters based on RLC components are attractive as their power consumption is much less than those with active filters [1-3]. Furthermore, an efficient scheme for filter frequency repose adaptation is required so that the equalizer can be used for various channel environments

Manuscript received Feb. 9, 2012; revised Aug. 2, 2012.

Univeristy, Seoul, 120-749, Korea

E-mail : wchoi@yonsei.ac.kr

even with unavoidable process-voltage-temperature (PVT) variations [3-5]. Especially, Shin *et al.* demonstrated an equalizer having a tunable passive filter whose frequency response is adaptively adjusted by comparing the low-frequency power with the total power [3]. However, their equalizer did not monolithically include a limiting amplifier, which plays a vital role for the passive adaptive equalizer by restoring the signal level attenuated by the passive filter.

In this paper, we report an inductorless low-power adaptive passive equalizer including a limiting amplifier and output driver realized in 0.18- μ m CMOS technology. Our equalizer has a very small power consumption of 6.75 mW and occupies only 0.021 mm² of chip area. It can successfully equalize up to 8-Gb/s data transmitted through from 20-cm to 50-cm FR4 PCB traces.

This paper is organized as follows. Section II presents the architecture of our equalizer as well as target channel characteristics of this work. Section III shows details of building blocks for the equalizer. Section IV presents the measurement results, and Section V gives the conclusion.

II. SYSTEM DESIGN

1. System Architecture

Fig. 1 shows the simplified block diagram of our equalizer. A tunable passive filter performs channel equalization and a limiting amplifier restores the signal level. Equalization adaption is achieved by the self-power comparison method [4]. The power detector detects signal powers passed through low-pass filter (LPF) and high-pass filter (HPF), and the detected

¹Department of Electrical and Electronic Engineering, Yonsei



Fig. 1. Equalizer architecture.



Fig. 2. Measured response for various channels.

powers go through a rectifier, output of which, after voltage-to-current (V/I) conversion, controls the filter characteristics for the optimal equalization. The goal of our research is realizing a small power-efficient passive filter for the adaptive equalizer application. The adaptive algorithm and the adaptive blocks in our equalizer are from Ref. [4].

2. Channel Characteristics

For optimal filter design, it is necessary to quantify the channel characteristics. Fig. 2 shows measured S_{21} characteristics of FR4 PCB channels having various lengths. From these, the required boosting gain for the target data rate can be determined. For example, 8-Gb/s data transmission, our design target, needs about 5-dB boosting at 4 GHz for 20-cm channel and 10-dB boosting for 50-cm channel as can be determined from Fig. 2.

III. BUILDING BLOCKS

1. Passive Filter

Most passive filters for high-speed equalizers use inductors because they effectively boost high frequency gain without attenuating DC gain. However, since onchip inductors require a large chip area, we pursued our design without using any inductors for the goal of achieving as compact an equalizer as possible.

Fig. 3 shows the schematic of our inductorless tunable passive filter, where PMOS M_1 is used as a variable resistance for controlling filter gain.

The filter transfer function is given as

$$A_{\nu} = \frac{s\left(R_{M} + \frac{R}{2}\right) + \frac{R_{M}}{2RC}}{s\left(R_{M} + \frac{R}{2}\right) + \frac{1}{C}\left(\frac{R}{2Z_{L}} + \frac{R_{M}}{Z_{L}} + \frac{R_{M}}{2R} + \frac{1}{2}\right)}, \quad (1)$$

where R_M is variable resistance of PMOS M_1 , and Z_L is load impedance on output node due to the power detector and the limiting amplifier, which changes with the frequency. Fig. 4 shows the simulated frequency responses of Z_L as well as the passive filter with the control voltage changing from 0 to 0.8 V. For simulation, PMOS with 200-µm width and 0.18-µm length is used for M_1 and R=80 Ω , C=680 fF. The resulting filter characteristics provide the necessary gain range required for 8-Gb/s data transmission through up to 50-cm FR4 channel, satisfying our design target.

The measure S_{11} value for our passive filter is varying from -5.61 dB to -6.16 dB at 4 GHz by varying the control voltage from 0 V to 1.0 V when measured from



Fig. 3. Inductorless tunable passive filter.



Fig. 4. Simulated frequency responses of passive equalization filter and load impedance.

nominally 50 ohm FR4 channels. This is due to impedance mismatch caused by a large R value used in our filter.

2. Power Detector

Passive filters suffer from their small output swing. Consequently, we need a power detector with high sensitivity and reasonable output voltage swing while suppressed power consumption. Since the conventional common-source type differential pair does not provide enough output swing, we design the power detector with the current steering technique reported in [4].

The power detector compares low and high frequency components of filter output using two different firstorder RC filters. For normalized random binary data, the half power frequency can be derived as [4]

$$2\pi f_m = \frac{1}{R_1 C_1} = 2\pi \times 0.28 \times \frac{1}{T_b}, \qquad (2)$$

and

$$f_m = \frac{0.28}{T_b}, \qquad (3)$$

where f_m is the frequency that splits the spectrum into equal powers, and T_b is the bit period of the data stream. From Eq. (2), we can determine the required R_1C_1 value is 71 ps for 8-Gb/s input data. The schematic for the power detector is shown in Fig. 5, which is based on two differential pairs with tied drains. Low and high



Fig. 5. Power detector.



Fig. 6. Voltage-current converter.

frequency components are produced by LPF and HPF, respectively, and their power difference are converted to the output voltage.

3. V/I Converter

An error amplifier based on two differential pairs is used as a voltage-current converter as shown in Fig. 6. Due to the current source M_{13} and M_{14} tie with a same bias voltage, the small input differential swing offer proportional to the output current.

$$I_{ctrl} = I_{out} + -I_{out-} = \alpha \cdot (V_{in} + -V_{in-}).$$
(4)

By charging and discharging the output dangling capacitor, C_p , the passive equalization filter obtains proper control voltage for the filter gain, V_{ctrl} .

4. Limiting Amplifier and Output Driver

It is essential for the limiting amplifier to boost up the



Fig. 7. Limiting amplifier and 1stage CML buffer.

signal attenuated by the passive filter. This is because passive equalizers realize equalization by selectively reducing low-frequency signals, which results in too small signal to be processed in the next block. A conventional differential Cherry-Hooper amplifier with a current source load is used for the limiting amplifier as shown in Fig. 7. In order to minimize power consumption and the size, we designed the limiting amplifier to have the minimum required gain of 8.5dB with effective bandwidth of 3.8 GHz.

To accomplish 50- Ω output termination, a four-stage current-mode logic (CML) output driver is implemented next to the limiting amplifier. It provides output swing up to 200 mV_{p-p}.

IV. MEASUREMENT RESULTS

Fig. 8 shows the die photography of the equalizer fabricated in 0.18- μ m CMOS technology. The chip area is about 115 μ m by 190 μ m. Measurement was done on a high-speed probe station. 2³¹-1 PRBS patterns from a pattern generator were delivered into from 20-cm to 50-cm long FR4 PCB traces. Their outputs were connected to the fabricated equalizer and the equalizer output was measured by an oscilloscope and a bit-error-rate (BER) tester.

Fig. 9(a), (b), (c), and (d) show the measured eyediagrams before (left) and after (right) equalization for 20-cm, 30-cm, 40-cm, and 50-cm FR4 PCB trace at 8 Gb/s, respectively. The equalizer guarantees at least 100mV of eye opening and successfully achieves the errorfree condition (BER < 10^{-13}) at all channel lengths.

We performed additional measurements in which



Fig. 8. Chip photography.



Fig. 9. Measured waveform before (left) and after (right) equalization at 8 Gb/s of (a) 20-cm FR4 PCB trace, (b) 30-cm FR4 PCB trace, (c) 40-cm FR4 PCB trace, (d) 50-cm FR4 PCB trace.



Fig. 10. Measured jitter vs. V_{ctrl} at several data rates with 40cm channel

peak-to-peak jitter characteristics of equalized 6-Gb/s, 7-Gb/s, and 8-Gb/s PRBS data through 40 cm FR4 channel are measured with different filter control voltages that are externally provided. The results are shown in Fig. 10. The control voltages that produce the minimum jitter values are the values our equalizer should achieve automatically. This can be confirmed from the table shown inside the figure in which the minimum jitter values determined for each data rate in Fig. 10 are compared with the measured jitter values from the equalized data with the adaptive operation our equalizer without any external control. As can be seen in the table, the adaptive equalization achieves the minimum jitter value, confirming our adaptive equalizer functions properly. With the increasing data rates, the optimal control voltage becomes smaller, which provides higher boosting gain.

Excluding the output driver, the equalizer consumes 6.75 mW, of which the adaptation block consumes 4.5

	[2]	[3	
Technology	180-nm CMOS	90-nm	

Table 1. Performance comparison

mW and the limiting amplifier 2.25 mW from a 1.8-V supply voltage. In addition, the chip occupies only 0.021 mm² excluding the output drivers.

The measured performance is summarized in Table 1 with recently published equalizers. Our equalizer achieves very small power per rate of 0.84 mW/Gbps even though it is fabricated with the least advanced technology. The power consumption and the chip area for our design can be further reduced with more advanced technology.

Although the passive equalizer reported in [3] shows the best performance, it should be noted that it does not include a limiting amplifier which consume a fair amount of power and chip area.

V. CONCLUSIONS

In this paper, a power-efficient equalizer having an inductorless RC passive filter and an adaptive feedback loop scheme is realized. The tunable passive filter shows a maximum gain boosting of 10 dB at 4 GHz without consuming any power consumption, and the feedback loop adaptively controls the filter characteristics for optimal equalization. The equalizer has 0.84 mW/Gbps of power efficiency and 0.021 mm² of die size in 0.18µm CMOS technology.

ACKNOWLEDGMENTS

The authors are very thankful to IC Design Education Center (IDEC) for EDA software support. This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (2012R1A2A1A01009233)

	[2]	[3]	[4]	[5]	[6]	This work
Technology	180-nm CMOS	90-nm CMOS	130-nm CMOS	130-nm CMOS	90-nm CMOS	180-nm CMOS
EQ. Type	Passive	Passive	Active	Passive	Active (*)	Passive
Data Rate	10 Gb/s	12 Gb/s	20 Gb/s	10 Gb/s	7 Gb/s	8 Gb/s
Boosting Gain	16.7 dB @ 5 GHz	13 dB @ 6 GHz	15~20 dB @10 GHz	20 dB @ 5 GHz	15 dB @ 3.5 GHz	10 dB @ 4 GHz
BER	10 ⁻¹²	10 ⁻¹⁰	10 ⁻¹⁵	10 ⁻¹⁵	10 ⁻¹³	< 10 ⁻¹³
Supply Voltage	1.8 V	1.0 V	1.5 V	1.2 V	1.0 V	1.8 V
Power Dissipation	34.2 mW	1 mW (**)	60 mW	25 mW	9.3 mW	6.75 mW
Power Efficiency	3.4 mW/Gbps	0.08 mW/Gbps	3 mW/Gbps	2.5 mW/Gbps	1.32 mW/Gbps	0.84 mW/Gbps
Area	0.110 mm ²	0.034 mm ² (**)	0.200 mm^2	0.162 mm^2	0.018 mm^2	0.021 mm ²

(*) DFE equalizer without adaptation

(**) Power & Area without LA

REFERENCES

- [1] R. Sun *et al.*, "A tunable passive filter for lowpower high-speed equalizers," *IEEE VLSI Circuit Symposium*, Jun. 2006.
- [2] Jian-Hao Lu, Chi-Lum Luo, and Shen-Iuan Liu, "A passive filter for 10-Gb/s analog equalizer in 0.18μm CMOS technology," *IEEE Asian Solid-State Circuits Conf*, pp. 404-407, Nov. 2007.
- [3] D. H. Shin, J. E. Jang, F. O'Mahony, and C. P. Yue, "A 1-mW 12-Gb/s continuous-time adaptive passive equalizer in 90-nm CMOS", *IEEE Custom Integrated Circuits Conf. Dig. Tech. Papers*, pp. 117–120, Sep. 2009.
- J. Lee, "A 20-Gb/s adaptive equalizer in 0.13-µm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 41, no. 9 pp. 2058-2066, Sep. 2006.
- [5] S. Gondi, J. Lee, D. Takeuchi, and B. Razavi, "A 10Gb/s CMOS adaptive equalizer for backplane applications," *IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers*, pp. 328-329, Feb. 2005.
- [6] M. Park, J. Bulzacchelli, M. Beakes, and D. Friedman "A 7 Gb/s 9.3 mW 2-tap currentintegrating DFE receiver," *IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers*, pp. 230-231, Feb. 2007.
- [7] J. Choi, M. Hwang, and D. Jeong, "A 0.18-um CMOS 3.5-Gb/s continuous time adaptive cable equalizer using enhanced low-frequency gain control method", *IEEE J. Solid-State Circuits*, vol. 39, no. 3 pp. 419-425, Mar. 2004.
- [8] H. Uchiki et al., "A 6Gb/s RX equalizer adapted using direct measurement of the equalizer output amplitude," *IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers*, pp. 104-105, Feb. 2008.
- [9] Y-S. Sohn el al., "A 2.2Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation," *IEEE Custom Integrated Circuits Conf. Dig. Tech. Papers*, pp. 473-476, Sep. 2003.
- [10] S. Bae, H. Chi and Y. Sohn, et al., "A 2 Gb/s 2-Tap DFE receiver for multidrop single-ended signaling systems with reduced noise," *IEEE Int. Solid-State Circuits Conf. Dig Tech. Papers*, pp. 244-245, Feb. 2004.



Joung-Wook Moon was born in Kwang-ju, Korea. He received the B.S. and M.S. degrees in the Department of Electronic Engineering from Hanyang University, Seoul, Korea in 2002, and 2004, respectively. Since 2004, he has been

with Samsung Electronics, Korea, where he has worked on various aspects of DRAM design. He is presently a Senior Engineer at Samsung. He is also pursuing the Ph.D. degree in the Department of Electrical and Electronic Engineering from Yonsei University, Seoul, Korea. His research interests include high-speed interface circuits and low-power analog circuits.



Woo-Young Choi received the B.S., M.S., and Ph.D. degrees in electrical engineering and computer science from the Massa- chusetts Institute of Technology (MIT), Cambridge, in 1986, 1988, and 1994, respectively. From 1994 to 1995, he was a Post-

Doctoral Research Fellow with NTT Opto-Electronics Laboratories. In 1995, he joined the Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea, where he is currently a Professor. His research interest is in the area of high-speed circuits and systems which include high-speed electronic circuits and Si Photonics.