



# Low-power 850 nm optoelectronic integrated circuit receiver fabricated in 65 nm complementary metal–oxide semiconductor technology

Jin-Sung Youn<sup>1</sup>, Myung-Jae Lee<sup>2</sup>, Kang-Yeob Park<sup>3</sup>, Wang-Soo Kim<sup>1</sup>, Woo-Young Choi<sup>1</sup>

<sup>1</sup>Yonsei University, Department of Electrical and Electronic Engineering, 134 Shinchon-dong, Seodaemun-gu, Seoul 120-749, Korea

<sup>2</sup>Delft University of Technology, Faculty of Electrical Engineering, Melelweg 4, 2628 CD Delft, The Netherlands

<sup>3</sup>Perdue University, Department of Electrical and Computer Engineering, 465 Northwestern Avenue, West Lafayette, IN 47907, USA

E-mail: wchoi@yonsei.ac.kr

**Abstract:** The authors present a low-power 850 nm Si optoelectronic integrated circuit (OEIC) receiver fabricated in standard 65 nm complementary metal–oxide semiconductor (CMOS) technology. They analyse power consumption of previously reported CMOS OEIC receivers and determine the authors receiver architecture for low-power operation. Their OEIC receiver consists of a CMOS-compatible avalanche photodetector and electronic circuits that include an inverter-based transimpedance amplifier, a tunable equaliser and a post amplifier. With the fabricated OEIC receiver, they successfully demonstrate 8 Gb/s operation with a bit-error rate  $<10^{-12}$  at incident optical power of  $-4.5$  dBm. Their OEIC receiver consumes 5 mW with 1.2 V supply voltage. To the best of their knowledge, their OEIC receiver achieves the lowest energy efficiency among 850 nm CMOS OEIC receivers.

## 1 Introduction

For short-reach optical interconnect applications, various 850 nm optoelectronic integrated circuit (OEIC) receivers fabricated with standard complementary metal–oxide semiconductor (CMOS) technology have been actively investigated over the past decade [1–13]. Most of the previous works focus mainly on realisation of high-speed operations for multi-gigabit data transmission applications, and the achieved data rates have continuously increased over the years as shown in Fig. 1.

Typically, these receivers consist of a CMOS-compatible photodetector (CMOS-PD), a transimpedance amplifier (TIA) and a limiting amplifier (LA). Equalisers are included so that the limited CMOS-PD photodetection bandwidth can be compensated [4–7, 9]. Several different types of CMOS-PDs have been used including a lateral p-i-n PD [3], spatially modulated PDs [4–8, 12] and CMOS-compatible avalanche PDs (CMOS-APDs) based on P<sup>+</sup>/N-well junction [9, 13]. Table 1 compares the structure and performance of CMOS-PDs that have been used inside CMOS OEIC receivers.


Previously reported CMOS OEIC receivers consume a large amount of power ranging from several tens to hundreds of milliwatts, which may limit the applicability of CMOS OEIC receivers for certain applications. In this paper, we present the results of our investigation in which we attempt to realise high-speed 850 nm CMOS OEIC receivers having as low-power consumption as possible. We analyse the power budget of previously reported receivers

and find that, for 65 nm CMOS technology, a large amount of power can be saved by using inverter-based TIA rather than current-mode logic (CML) TIA. This paper is organised as follows. In Section 2, the power consumption of OEIC receivers is analysed. Section 3 describes building blocks of our CMOS OEIC receiver. Section 4 presents the measurement results and Section 5 gives the conclusion.

## 2 Design of low-power OEIC receiver

Table 2 shows the power consumption of each building block in two different 10 Gb/s OEIC receivers [8, 9]. The main reason for large power consumption in these receivers is implementation of key blocks in the CML structure, which allows higher and less noisy operation. Then, the question becomes which of these key building blocks can be realised with inverter-based circuits, which can greatly reduce power consumption [14–16], while maintaining high-speed operation.

With 65 nm CMOS technology, we find that TIA can be most easily implemented in the inverter-based structure using shunt-feedback configuration [17] achieving 3 dB bandwidth larger than 5 GHz. Limited bandwidth of CMOS-PD and TIA can be enhanced with a continuous-time linear equaliser (CTLE). However, designing a CTLE in the inverter structure is very challenging because of the large DC gain of inverters. Instead, we implement the CTLE with the CML structure as the CTLE power consumption is relatively small [18]. Realising a high-speed LA in the inverter structure is also difficult because of large DC gain and the offset



**Fig. 1** Data rates of 850 nm CMOS OEIC receivers  
Also shown are CMOS technologies used for OEIC receiver realisation

problem. Using biasing circuits that control input threshold voltage of the LA can reduce the offset problem [19], but this increases circuit complexity considerably and significantly limits the speed. Instead, we implement a post amplifier with the CML structure. It provides less voltage gain than LA, however, output swing of the post amplifier is large enough to drive a sensitive sense amplifier [17], which can be used for implementing the subsequent circuit block such as a clock and data recovery circuit.

Fig. 2 shows the simplified block diagram of our OEIC receiver. The limiter and the output buffer are included in our implementation so that the receiver performance can be measured with instruments that require a large signal swing level, but these would not be needed if subsequent circuit blocks are integrated together with the OEIC receiver [20]. With this in mind, we do not include the limiter and the output buffer for the power consumption consideration.

### 3 CMOS optoelectronic receiver

#### 3.1 CMOS-compatible APD

Fig. 3 shows the simplified cross-section of the fabricated CMOS-APD. It is realised with a P<sup>+</sup>/N-well junction which slow diffusion currents in P-substrate region can be excluded [21]. The PN junction should be carefully guarded so that the premature edge breakdown is prevented and large, uniform electric fields are achieved. For this, shallow trench isolation (STI) is used in our APD since the STI can provide much higher breakdown field than Si [22, 23]. The active area of CMOS-APD is about 10 μm × 10 μm for optical window. At reverse bias voltage ( $V_R$ ) of 9.7 V,

**Table 2** Performance comparison of CMOS OEIC receivers

	[8]	[9]
receiver structure	meshed SML + TIA + LA (nine passive inductors)	APD + TIA + Equaliser (EQ) + LA
CMOS technology	180 nm CMOS	130 nm CMOS
data rate	10 Gb/s	10 Gb/s
total power consumption <sup>a</sup>	118 mW	66.8 mW
TIA	38 mW	13.3 mW
EQ	not used	15.1 mW
LA	80 mW	38.4 mW

<sup>a</sup>Excluding output buffer.

which results in the best bit-error rate (BER) performance of OEIC receiver, the CMOS-APD has responsivity and avalanche gain of about 60 mA/W and 14.4, respectively. The measured 3 dB photodetection bandwidth of the CMOS-APD is about 5 GHz with 50 Ω load. This bandwidth is mainly limited by the transit time of the photogenerated carriers. Further details for the CMOS-APD can be found in [9].

#### 3.2 Inverter-based TIA

Fig. 4 shows the schematic diagram of the inverter-based TIA and additional circuits. The TIA is composed of an inverter and a feedback resistance ( $R_F$ ) of 3 kΩ. A common-source amplifier is added at the TIA output as a level shifter with additional gain, and the degeneration technique provides bandwidth enhancement. About 1 V supply voltage is provided by an on-chip low-dropout regulator for supply noise immunity. In addition, an error amplifier and a transistor  $M_{N3}$  are used to eliminate DC offset because of PD dark currents, amplifier offset and DC component of the received signal [24]. The voltage difference between (+) and (-) nodes of the error amplifier is integrated, and the output voltage of the error amplifier controls the amount of the current flowing through  $M_{N3}$ . The estimated DC offset is about 73.5 mV for -4.5 dBm optical input power. For this estimation, APD responsivity of 0.07 A/W and  $R_F$  of 3 kΩ are used. With the error amplifier and the feedback loop, this DC offset can be entirely eliminated and the TIA input voltage can be maintained at  $V_{DD}/2$ . The power consumption for this block is about 1 mW.

Fig. 5 shows the simulated frequency response of the inverter-based TIA, and the result is compared with the CML-based TIA. For this simulation, an APD equivalent circuit model including transit time effect reported in [25] is used. The transimpedance gain is 68 dBΩ and the 3 dB bandwidth is about 2.6 GHz, which is <3.3 GHz for the

**Table 1** Comparison of 850 nm CMOS-PDs

	[3]	[8]	[9]	[10]	[11]	[12]
technology	180 nm CMOS	180 nm CMOS	130 nm CMOS	90 nm CMOS	65 nm CMOS	40 nm CMOS
PD type	PIN PD	meshed SML PD	APD	SML PD	PD	meshed SML PD
layer structure	P <sup>+</sup> /P-sub/N <sup>+</sup>	N-well/P-sub	P <sup>+</sup> /N-well	N-well/P-sub	N-well/P-sub	N-well/P-sub
size	50 μm × 50 μm	55 μm × 55 μm	10 μm × 10 μm	72 μm × 78 μm	60 μm × 60 μm	30 μm × 30 μm
responsivity	N/A	29 mA/W	100 mA/W	236 mA/W	160 mA/W	N/A
bandwidth	1.9 GHz	6.9 GHz	3.7 GHz	10 MHz	6 MHz	N/A
dark current	N/A	~a few nanoamperes	~a few nanoamperes	N/A	N/A	N/A
reverse bias voltage, V	6	13	9.7	1.3	0.5	14




Fig. 2 Simplified block diagram of the fabricated CMOS OEIC receiver




Fig. 3 Cross-section of the fabricated CMOS-APD




Fig. 4 Schematic diagrams of inverter-based TIA and additional circuits

CML-based TIA. As shown in the inset of Fig. 5, low cut-off frequency ( $f_{L-3\text{ dB}}$ ) of our inverter-based TIA is designed to be about 10 kHz. The DC wander loss because of  $f_{L-3\text{ dB}}$  can be estimated with the following equation [26]

$$\text{DC wander loss} = \frac{V_1}{V_0} \approx e^{(-mT_b/\tau_1)}$$




Fig. 5 Simulated frequency response of CML- and inverter-based TIAs with APD equivalent circuit

Inset shows the simulated frequency response of inverter-based TIA from 5 kHz to 20 GHz

where  $V_1$  and  $V_0$  represent the output voltage level without and with DC wander effect, respectively.  $m$  is the maximum run length,  $T_b$  is unit interval and  $\tau_1$  is the time constant given as  $1/(2\pi f_{L-3\text{ dB}})$ . With  $f_{L-3\text{ dB}}$  of 10 kHz, our receiver is estimated to have DC wander loss of 0.002 dB for 8 Gb/s pseudorandom bit sequence (PRBS)  $2^{31} - 1$  input data.

Fig. 6a shows the simulated 8 Gb/s eye diagram at the output of TIA. As can be seen, the eye diagram is distorted and closed because of the limited bandwidth.

### 3.3 Tunable equaliser and post amplifier

Fig. 7 shows the schematic diagram of the CTLE for compensating the bandwidth limitation shown in Fig. 6a. The CTLE is designed in the differential configuration with capacitive degeneration and negative capacitance [18]. For achieving our target of 8 Gb/s operation, boosting gain of about 8 dB is required, and for this, two CTLEs are cascaded. The value of  $C_{NC}$  in negative capacitance can be controlled by a capacitor array from nominally zero to about 44 fF. At the optimal equalisation, the receiver bandwidth can be enhanced up to 4.35 GHz without any




Fig. 6 Simulated eye diagrams

a Before equalisation  
b After equalisation




Fig. 7 Schematic diagrams of CTLE

peaking in response, and 8 Gb/s clean eye diagram can be achieved at the output of the CTLE as shown in Fig. 6b. The CTLE consumes 2.1 mW with 1.2 V supply voltage.

Fig. 8 shows the schematic diagram of the post amplifier. It consists of a two-stage differential amplifier with active feedback [27] and provides about 250 mV<sub>pp</sub> required by the subsequent block. The post amplifier consumes 1.9 mW with 1.2 V supply voltage.

#### 4 Measurement results

Fig. 9 shows the chip photograph of the fabricated OEIC receiver. The core chip area of the receiver is about 0.58 mm × 0.18 mm. The power consumption excluding limiter and output buffer is about 5 mW with 1.2 V supply voltage. To evaluate our OEIC receiver performance, its BER performance is measured with 2<sup>31</sup> – 1 PRBS optical data generated by an 850 nm laser diode modulated by an external electro-optic modulator.

All experiments are done with on-wafer probing. The modulated optical signals are transmitted through multimode fibre (MMF) and injected into the OEIC receiver using a lensed fibre. The lensed fibre has the spot size of 10 μm that allows low-loss coupling between MMF and our APD.

Fig. 10 shows the measured photodetection frequency response of our OEIC receiver. Fig. 11 shows the measured BER performance as a function of incident optical power for 8 Gb/s optical data. The measured optical sensitivity for BER of 10<sup>-12</sup> is -4.5 dBm. The inset in Fig. 11 shows the measured eye diagram. Table 3 compares performances of our optical receiver with previously reported 850 nm CMOS OEIC receivers. The FoM is calculated using the following definition [5] (see equation at the bottom of the page)

Although our receiver did not achieve the highest FoM, the power consumption is by far the lowest because of our inverter-based TIA, resulting in the smallest energy efficiency of 0.63 pJ/bit ever reported.

$$\text{FoM} = \frac{\text{bitrate}[\text{Gb/s}] \cdot |\log(\text{BER})| \cdot |\text{sensitivity}[\text{dBm}]| \cdot \text{gain}[\text{dB}\Omega] \cdot \text{PD diameter}^2[\mu\text{m}^2]}{\text{power}[\text{mW}] \cdot \text{technology}^2[\text{nm}^2]}$$






Fig. 8 Schematic diagrams of post amplifier




Fig. 9 Chip photograph




Fig. 10 Measured photodetection frequency response of our OEIC receiver




Fig. 11 Measured BER performance as a function of incident optical power  
Inset shows the measured 8 Gb/s eye diagram

**Table 3** Performance comparison of CMOS-PDs

	Bitrate, Gb/s	BER	Sensitivity, dBm	Gain, dBΩ	PD diameter, μm	Power, mW	Technology, nm	FoM	Energy efficiency, pJ/bit
this work	8	10 <sup>-12</sup>	-4.5	83	10	5	65	169.7	0.63
[5]	4.5	10 <sup>-12</sup>	-3.4	105	60	74.16	130	55.4	16.48
[6]	5	10 <sup>-12</sup>	-3	N/A	75	183	180	N/A	36.6
[7]	8.5	10 <sup>-12</sup>	-3.2	120	70	47	130	241.6	5.53
[8]	10	10 <sup>-11</sup>	-6	98	55	118	180	51.2	11.8
[9]	10	10 <sup>-12</sup>	-4	100	10	66.8	130	4.25	6.68
[12]	20	10 <sup>-10</sup>	+2.5	80	30	21	40	N/A	1.05

## 5 Conclusions

We present a low-power 850 nm OEIC receiver fabricated with standard 65 nm CMOS technology that can operate up to 8 Gb/s with 5 mW. The OEIC receiver achieves low-power operation by using an inverter-based TIA. The bandwidth limitation imposed by the CMOS-APD and TIA is compensated by CTLE. We believe that our OEIC receiver has a great potential for cost-effective and low-power 850 nm optical interconnect applications.

## 6 Acknowledgments

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) [2012R1A2A1A01009233]. The author would like to thank IC Design Education Center, Korea, support programme (MPW, EDA software).

## 7 References

- Radovanovic, S., Annema, A.-J., Nauta, B.: 'A 3 Gb/s optical detector in standard CMOS for 850 nm optical communication', *IEEE J. Solid-State Circuits*, 2005, **40**, (8), pp. 1706–1717
- Hermans, C., Steyaert, M.S.J.: 'A high-speed 850 nm optical receiver front-end in 0.18 μm CMOS', *IEEE J. Solid-State Circuits*, 2006, **41**, (7), pp. 1606–1614
- Chen, W.-Z., Huang, S.-H.: 'A 2.5 Gbps CMOS fully integrated optical receiver with lateral PIN detector'. Proc. IEEE Custom Integrated Circuit Conf., 2007, pp. 293–296
- Chen, W.-Z., Huang, S.-H., Wu, G.-W., *et al.*: 'A 3.125 Gbps CMOS fully integrated optical receiver with adaptive analog equalizer'. Proc. Asian Solid-State Circuits Conf., 2007, pp. 396–399
- Tavernier, F., Steyaert, M.: 'High-speed optical receiver with integrated photodiode in 130 nm CMOS', *IEEE J. Solid-State Circuits*, 2009, **44**, (10), pp. 2856–2867
- Kao, T.S., Musa, F.A., Carusone, A.C.: 'A 5-Gbit/s CMOS optical receiver with integrated spatially modulated light detector and equalization', *IEEE Trans. Circuits Syst. I*, 2010, **57**, (11), pp. 2844–2857
- Lee, D., Han, J., Han, G., Park, S.M.: 'An 8.5 Gb/s fully integrated CMOS optoelectronic receiver using slope-detection adaptive equalizer', *IEEE J. Solid-State Circuits*, 2010, **45**, (12), pp. 2861–2873
- Huang, S.-H., Chen, W.-Z., Chang, Y.-W., Huang, Y.-T.: 'A 10 Gb/s OEIC with meshed spatially-modulated photo detector in 0.18 μm CMOS technology', *IEEE J. Solid-State Circuits*, 2011, **46**, (5), pp. 1158–1169
- Youn, J.-S., Lee, M.-J., Park, K.-Y., Choi, W.-Y.: '10 Gb/s 850 nm CMOS OEIC receiver with a silicon avalanche photodetector', *IEEE J. Quantum Electron.*, 2012, **48**, (2), pp. 229–236
- Rousson, A., Carusone, T.C.: 'A multi-lane optical receiver with integrated photodiodes in 90 nm standard CMOS'. OFC/NFOEC Technical Digest. JTh2A.21, 2012, pp. 1–3
- Ahmad, W., Törmänen, M., Sjöland, H.: 'Photodiodes in deep submicron CMOS process for fully integrated optical receivers'. Proc. European Solid-State Device Research Conf., 2013, pp. 135–138
- Huang, S.-H., Chen, W.-Z.: 'A 20 Gb/s optical receiver with integrated photo detector in 40 nm CMOS'. Proc. Asian Solid-State Circuits Conf., 2013, pp. 225–228
- Lee, M.-J., Youn, J.-S., Park, K.-Y., Choi, W.-Y.: 'A fully-integrated 12.5 Gb/s 850 nm CMOS optical receiver based on a spatially-modulated avalanche photodetector', *Opt. Express*, 2014, **22**, (3), pp. 2511–2518
- Atef, M., Zimmermann, H.: 'Optical receiver using noise cancelling with an integrated photodiode in 40 nm CMOS technology', *IEEE Trans. Circuits Syst. I*, 2013, **60**, (7), pp. 1929–1936
- Schow, C.L., Rylakov, A.V., Baks, C., Doany, F.E., Kash, J.A.: '25 Gb/s 6.5 pJ/bit 90 nm CMOS-driven multimode optical link', *IEEE Photon. Technol. Lett.*, 2012, **24**, (10), pp. 824–826
- Nazari, M.H., Emami-Neystanak, A.: 'A 24 Gb/s double-sampling receiver for ultra-low-power optical communication', *IEEE J. Solid-State Circuits*, 2013, **48**, (2), pp. 344–357
- Liu, F.Y., Patil, D., Lexau, J., *et al.*: '10 Gbps, 5.3 mW optical transmitter and receiver circuits in 40 nm CMOS', *IEEE J. Solid-State Circuits*, 2012, **47**, (9), pp. 2049–2067
- Lee, D., Han, J., Han, G., Park, S.M.: '10 Gb/s 0.0065 mm<sup>2</sup> 6 mW analogue adaptive equalizer utilising negative capacitance', *Electron. Lett.*, 2009, **45**, (17), pp. 863–865
- Ingels, M., Steyaert, M.S.J.: 'A 1 Gb/s, 0.7 μm CMOS optical receiver with full rail-to-rail output swing', *IEEE J. Solid-State Circuits*, 1999, **34**, (7), pp. 971–977
- Park, K.-Y., Oh, W.-S., Lee, Y.-S., Choi, W.-Y.: 'Fully-integrated serial-link receiver with optical interface for long-haul display interconnects', *IET Circuits Devices Syst.*, 2012, **6**, (6), pp. 375–385
- Kang, H.-S., Lee, M.-J., Choi, W.-Y.: 'Si avalanche photodetectors fabricated in standard complementary metal-oxide-semiconductor process', *Appl. Phys. Lett.*, 2007, **90**, (15), pp. 151118-1–151118-3
- Lee, M.-J., Rücker, H., Choi, W.-Y.: 'Effects of guard-ring structures on the performance of silicon avalanche photodetectors fabricated with standard CMOS technology', *IEEE Electron Device Lett.*, 2012, **33**, (1), pp. 80–82
- Atef, M., Polzer, A., Zimmermann, H.: 'Avalanche double photodiode in 40 nm standard CMOS technology', *IEEE J. Quantum Electron.*, 2013, **49**, (3), pp. 350–356
- Phang, K., Johns, D.A.: 'A CMOS optical preamplifier for wireless infrared communications', *IEEE Trans. Circuits Syst. II*, 1999, **46**, (7), pp. 852–859
- Lee, M.-J., Kang, H.-S., Choi, W.-Y.: 'Equivalent circuit model for Si avalanche photodetectors fabricated in standard CMOS process', *IEEE Electron Device Lett.*, 2008, **29**, (10), pp. 1115–1117
- Razavi, B.: 'Design of integrated circuits for optical communications' (McGraw-Hill, 2003)
- Huang, H.-Y., Chien, J.-C., Lu, L.-H.: 'A 10 Gb/s inductorless CMOS limiting amplifier with third-order interleaving active feedback', *IEEE J. Solid-State Circuits*, 2007, **42**, (5), pp. 1111–1120