Effects of Parasitic Resistance on the Performance of Silicon Avalanche Photodetectors in Standard CMOS Technology

Myung-Jae Lee, Member, IEEE, and Woo-Young Choi, Member, IEEE

Abstract—We investigate the effects of parasitic resistance on the performance of silicon avalanche photodetectors (APDs) fabricated in the standard complementary metal–oxide– semiconductor (CMOS) technology. Two types of CMOS-APDs based on the P⁺/N-well junction having two different parasitic resistances are realized, and their current–voltage characteristics, responsivities, avalanche gains, photodetection frequency responses, and electrical reflection coefficients are measured and compared. In addition, the effect of parasitic resistance on the photodetection bandwidth is analyzed with an equivalent circuit model. It is clearly demonstrated that the parasitic resistance has great effects on the gain and photodetection bandwidth of CMOS-APDs.

Index Terms—Avalanche gain, avalanche photodetector (APD), avalanche photodiode, CMOS integrated circuits, equivalent circuit model, image sensor, inductive peaking, integrated circuit modeling, optical interconnect, parasitic resistance, photodetection bandwidth, photodiode, silicon photonics.

I. INTRODUCTION

EVELOPMENT and implementation of photonic devices J in complementary metal-oxide-semiconductor (CMOS) technology have drawn considerable attention in recent years because they can provide monolithic integration of photonic devices with CMOS circuits for greatly enhanced functionality with a competitive price across a wide spectrum of applications. In particular, CMOS-compatible avalanche photodetectors (CMOS-APDs) are of great interest for several applications ranging from optical interconnects to image sensors [1]-[3]. Since the standard CMOS technology does not provide the optimal fabrication processes for APDs, there have been great research interests in improving and optimizing the performance of the APDs based on available processes in CMOS technology. Structures for PN junctions and guard rings as well as front-end-of-line (FEOL) design issues have been investigated [4]–[7]. However, there have been no reports on the effects of parasitic resistance, which heavily depends

Manuscript received September 20, 2015; revised October 27, 2015; accepted October 28, 2015. Date of publication October 30, 2015; date of current version December 24, 2015. This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIP) (2015R1A2A2A01007772). The review of this letter was arranged by Editor J.-M. Liu.

M.-J. Lee is with the Faculty of Electrical Engineering, Delft University of Technology, Delft 2628 CD, The Netherlands (e-mail: fodlmj@gmail.com).

W.-Y. Choi is with the Department of Electrical and Electronic Engineering, Yonsei University, Seoul 120-749, Korea (e-mail: wchoi@yonsei.ac.kr).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2015.2496559

Salicide (i) w/ Silicide Blocking Lay (ii) w/o Silicide Z_{pad} – S S s S т N-well Csub R_{pads} # [fF] 70 ad2 [fF] 5 200 Roadt [Ω] 0.35 Road2 [Ω] **P-substrate** ad [pH]

Fig. 1. CMOS-APDs with two types of salicide blocking designs and their equivalent circuit model with parasitic resistance, R_p , at the output P⁺ port.

on back-end-of-line (BEOL) designs, on the performance of CMOS-APDs.

In this work, we investigate the effects of parasitic resistance on the performance of CMOS-APDs in terms of avalanche gain and photodetection bandwidth. CMOS-APDs with different values of parasitic resistances are realized by two different types of self-aligned silicide (salicide) processes in BEOL. Their current-voltage characteristics, responsivities, avalanche gains, photodetection frequency responses, and electrical reflection coefficients are measured and, from the measurement results, equivalent circuit models including parasitic resistance are developed for CMOS-APDs. With these, the effects of parasitic resistance on the CMOS-APD performance are identified. It is demonstrated that the CMOS-APD with optimized BEOL design has 43 % enhancement in avalanche gain and 63 % improvement in photodetection bandwidth.

II. STRUCTURE AND MODEL OF CMOS-APDs

Fig. 1 shows the CMOS-APD structure fabricated in 130-nm standard CMOS technology based on the P^+/N -well junction used in our investigation. Shallow trench isolation (STI) is used as a guard-ring structure, which has been demonstrated to provide a uniform electric field profile without premature edge breakdown, resulting in high responsivity [6]. To implement the optical window for CMOS-APDs in CMOS technology, the salicide process should be blocked. In order to investigate the effects of parasitic resistance on the CMOS-APD performance,

0741-3106 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.



Fig. 2. Simplified CMOS-APD layouts (a) with silicide and (b) without silicide.

two different types of CMOS-APDs both having $20 \times 20 \ \mu m^2$ optical window are realized with two different salicide blocking designs as shown in Fig. 2. In one design, the salicide blocking layer is used for all the optical-window area, resulting in increased parasitic resistance due to removal of the silicide below all contacts. In the other design, the salicide blocking layer is used only for the optical-window area but not for the electrodes so that the silicide below the contacts provides low parasitic resistance. With this design, however, optical loss can increase since there should be sufficient spacing between a contact and a salicide blocking layer in order to satisfy design rules. In this 130-nm standard CMOS technology, the minimum spacing between a contact and a salicide blocking layer is 0.2 μ m, and therefore the optical-injection loss caused by this design is almost negligible for CMOS-APDs having five 0.16- μ m wide electrode lines on 20- μ m diameter optical window. Fig. 1 also shows a simplified equivalent circuit model for the CMOS-APDs based on our previous work [8], including parasitic resistance R_p .

III. MEASUREMENT RESULTS AND ANALYSES

For device characterizations, an 850-nm laser diode is used as an optical source. A lensed fiber with $20-\mu$ m spot diameter is used for injecting 1-mW light into the CMOS-APDs. Fig. 3 shows measured current-voltage characteristics as well as responsivity and avalanche gain of CMOS-APDs with and



Fig. 3. (a) Current characteristics and (b) responsivity and avalanche gain of CMOS-APDs with and without silicide as a function of the reverse bias voltage. The inset shows magnified current-voltage characteristics.

without silicide. The CMOS-APD with silicide has lower parasitic resistance than without silicide, and it has larger output currents at a given reverse bias voltage in the avalanche regime due to the smaller voltage drop caused by the parasitic resistance, resulting in higher responsivity and avalanche gain as shown in Fig. 3(b).

Fig. 4 shows the photodetection frequency responses with and without silicide at the reverse bias voltage of 10.25 V, which is the bias condition providing the optimal photodetection frequency response. For these measurements, an electrooptical modulator and a vector network analyzer are used with prior calibration of cables and RF adaptors. As shown in this figure, the CMOS-APD with silicide has higher response due to higher avalanche gain and it has 63% higher photodetection bandwidth. In order to clearly identify the origin of this bandwidth enhancement, equivalent circuit models are used for analyses in a similar manner done in [8]. Fig. 5 shows electrical reflection coefficients of the CMOS-APDs at the same bias condition. The CMOS-APD with silicide has an inductive component (the region above the x-axis), which also can be observed in [9]–[13], but the CMOS-APD without silicide does not show any inductive component.

The parameters of the equivalent circuit model are extracted from two-port S-parameter and photodetection frequency



Modulation frequency [GHz]

Fig. 4. Measured and simulated photodetection frequency responses of CMOS-APDs with and without silicide. Hollow shapes represent measured data and solid lines simulated results with the equivalent circuit model.



Fig. 5. Measured and simulated electrical reflection coefficients of CMOS-APDs with and without silicide. Hollow shapes represent measured data and solid lines simulated results with the equivalent circuit model.

TABLE I Extracted Parameters of the Equivalent Circuit Model for CMOS-APDs With and Without Silicide

	w/ Silicide	w/o Silicide
$R_p \left[\Omega \right]$	0	30
C_p [fF]	60	
L_a [nH]	13	18
$R_a \left[\Omega \right]$	120	2000
R_l [k Ω]	1.2	
<i>C</i> [fF]	140	
$R_{nw}[\Omega]$	70	700
C_{sub} [fF]	45	
f _{tr} [GHz]	3	

response measurements, and the measured and simulated results show good agreement as shown in Fig. 4 and Fig. 5. The extracted parameter values for CMOS-APDs are given in Table I. The CMOS-APD without silicide has higher values



Fig. 6. Normalized photodetection frequency responses of CMOS-APDs without the photogenerated-carrier transit time.

for parasitic resistance, R_p . This provides a smaller effective voltage across the P⁺/N-well junction and, consequently, the smaller electric field in the depletion and multiplication regions. This results in larger value for R_{nw} [14]. In addition, the decrease in the electric field reduces the phase delay provided by the avalanche process [14], resulting in increased R_a [15]. L_a also increases because the photocurrent is reduced by the voltage drop and it is inversely proportional to the photocurrent. Other parameters are the same for both CMOS-APDs.

To clarify the inductive-peaking effect for each CMOS-APD, simulation is done for both types of CMOS-APDs with the equivalent circuit having a frequencyindependent current source (not including f_{tr} in the current source) or excluding the transit-time effect of photogenerated carriers, which is dominated by hole diffusion in N-well. With this simulation, photodetection frequency responses of CMOS-APDs including only CMOS-APD RLC components can be determined as shown in Fig. 6. It shows that the CMOS-APD without silicide shows no inductive peaking due to the high value of R_a in the avalanche regime caused by the high parasitic resistance, while the CMOS-APD with silicide shows clear inductive peaking at 3.6 GHz, which manifests itself as larger photodetection bandwidth as shown in Fig. 4.

IV. CONCLUSION

The aim of this work is to investigate the influence of parasitic resistance on CMOS-APD characteristics. We demonstrate that CMOS-APDs having smaller parasitic resistance due to the silicide below the contacts have higher avalanche gain and larger photodetection bandwidth. In addition, we analyze the effect of parasitic resistance on the photodetection bandwidth with the equivalent circuit model and provide the qualitative changes in model parameter values that different parasitic resistance values cause. This is the first report on effects of parasitic resistance caused by the BEOL design on the CMOS-APD performance, and the results of our investigation should provide a very useful design guide for realizing optimal CMOS-APD devices.

ACKNOWLEDGMENT

The authors are very thankful to IDEC for EDA software support and chip fabrication.

REFERENCES

- H. K. Zimmermann, Integrated Silicon Optoelectronics, 2nd ed. Berlin, Germany: Springer-Verlag, 2010. DOI: 10.1007/978-3-642-01521-2
- [2] Y. S. Kim, I. S. Jun, and K. H. Kim, "Design and characterization of CMOS avalanche photodiode with charge sensitive preamplifier," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 3, pp. 1376–1380, Jun. 2008. DOI: 10.1109/TNS.2008.924063
- [3] L. Pancheri, G.-F. Dalla Betta, and D. Stoppa, "Low-noise avalanche photodiode with graded junction in 0.15-μm CMOS technology," *IEEE Electron Device Lett.*, vol. 35, no. 5, pp. 566–568, May 2014. DOI: 10.1109/LED.2014.2312751
- [4] K. Iiyama, H. Takamatsu, and T. Maruyama, "Hole-injectiontype and electron-injection-type silicon avalanche photodiodes fabricated by standard 0.18-μm CMOS process," *IEEE Photon. Technol. Lett.*, vol. 22, no. 12, pp. 932–934, Jun. 15, 2010. DOI: 10.1109/LPT.2010.2047389
- [5] M. J. Lee and W. Y. Choi, "A silicon avalanche photodetector fabricated with standard CMOS technology with over 1 THz gain-bandwidth product," *Opt. Exp.*, vol. 18, no. 23, pp. 24189–24194, Nov. 2010. DOI: 10.1364/OE.18.024189
- [6] M.-J. Lee, H. Rücker, and W.-Y. Choi, "Effects of guardring structures on the performance of silicon avalanche photodetectors fabricated with standard CMOS technology," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 80–82, Jan. 2012. DOI: 10.1109/LED.2011.2172390

- [7] M. Atef, A. Polzer, and H. Zimmermann, "Avalanche double photodiode in 40-nm standard CMOS technology," *IEEE J. Quantum Electron.*, vol. 49, no. 3, pp. 350–356, Mar. 2013. DOI: 10.1109/JQE.2013.2246546
- [8] M.-J. Lee, H.-S. Kang, and W.-Y. Choi, "Equivalent circuit model for Si avalanche photodetectors fabricated in standard CMOS process," *IEEE Electron Device Lett.*, vol. 29, no. 10, pp. 1115–1117, Oct. 2008. DOI: 10.1109/LED.2008.2000717
- [9] H.-S. Kang, M.-J. Lee, and W.-Y. Choi, "Si avalanche photodetectors fabricated in standard complementary metal-oxide-semiconductor process," *Appl. Phys. Lett.*, vol. 90, no. 15, pp. 151118-1–151118-3, Apr. 2007. DOI: 10.1063/1.2722028
- [10] D. Dai, M. J. W. Rodwell, J. E. Bowers, Y. Kang, and M. Morse, "Derivation of the small signal response and equivalent circuit model for a separate absorption and multiplication layer avalanche photodetector," *IEEE J. Sel. Topics Quantum Electron.*, vol. 16, no. 5, pp. 1328–1336, Sep./Oct. 2010. DOI: 10.1109/JSTQE.2009.2038497
- [11] F. Gity, J. M. Hayes, B. Corbett, and A. P. Morrison, "Modeling the effects of interface traps on the static and dynamic characteristics of Ge/Si avalanche photodiodes," *IEEE J. Quantum Electron.*, vol. 47, no. 6, pp. 849–857, Jun. 2011. DOI: 10.1109/JQE.2011.2123872
- [12] M.-J. Lee and W.-Y. Choi, "Area-dependent photodetection frequency response characterization of silicon avalanche photodetectors fabricated with standard CMOS technology," *IEEE Trans. Electron Devices*, vol. 60, no. 3, pp. 998–1004, Mar. 2013. DOI: 10.1109/TED.2013.2240684
- [13] M.-J. Lee, H. Rücker, and W.-Y. Choi, "Optical-power dependence of gain, noise, and bandwidth characteristics for 850-nm CMOS silicon avalanche photodetectors," *IEEE J. Sel. Topics Quantum Electron.*, vol. 20, no. 6, Nov./Dec. 2014, Art. ID 3802807. DOI: 10.1109/JSTQE.2014.2327796
- [14] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. Hoboken, NJ, USA: Wiley, 2007. DOI: 10.1002/0470068329
- [15] Y.-C. Wang, "Small-signal characteristics of a Read diode under conditions of field-dependent velocity and finite reverse saturation current," *Solid State Electron.*, vol. 21, no. 4, pp. 609–615, Apr. 1978. DOI: 10.1016/0038-1101(78)90325-8