# A Low-Voltage PLL With a Supply-Noise Compensated Feedforward Ring VCO

Sung-Geun Kim, Jinsoo Rhim, Student Member, IEEE, Dae-Hyun Kwon, Min-Hyeong Kim, and Woo-Young Choi, Member, IEEE

Abstract—A low-voltage phase-locked-loop (PLL) circuit with a supply-noise-compensated feedforward ring voltage-controlled oscillator (FRVCO) is demonstrated. The oscillation frequency fluctuation due to supply noise is compensated by adjusting the ratio of driving strength in feedforward and direct paths in FRVCO. A prototype 400-MHz PLL circuit operating at 0.65 V is fabricated with 180-nm standard CMOS process. Measurement results show that supply-noise compensation is successfully achieved. Our PLL consumes only 242.1  $\mu$ W.

*Index Terms*—Feedforward ring voltage-controlled oscillator (FRVCO), low supply voltage, phase-locked loop (PLL), voltage-controlled oscillator (VCO) supply noise.

### I. INTRODUCTION

**R** EDUCING power consumption and enhancing energy efficiency are key issues in integrated circuit (IC) design. Lowering the supply voltage is the most effective way to achieve these goals, and digital ICs operating at ultra-low voltages or near threshold have been reported [1], [2]. In addition, optimal design of mixed-signal circuits such as phase-locked loops (PLLs) or clock and data recovery circuits operating at low supply voltages are attracting a significant amount of research interests [3]–[7].

PLL design for low-voltage applications has many challenges and achieving supply-noise immunity is very important since supply-voltage fluctuation can more seriously degrade PLL performance at lower supply voltages. In particular, the voltage-controlled oscillator (VCO) is the most sensitive block to supply noise and can be the performance limiting factor for low-voltage PLL. Many circuit techniques that can reduce supply noise have been reported [8]–[10]. However, these are not suitable for low-voltage applications as they need additional transistors causing the voltage headroom problem [8], [9], or require current-mode logic (CML) [10], which is not applicable in low-voltage applications.

In this brief, we present 0.65-V 400-MHz PLL realized in 180-nm CMOS technology whose jitter performance under

Manuscript received July 17, 2015; revised September 28, 2015; accepted December 13, 2015. Date of publication February 18, 2016; date of current version May 25, 2016. This work was supported by the National Research Foundation of Korea funded by the Ministry of Education, Science, and Technology of Korea under Grant 2015R1A2A2A01007772. This brief was recommended by Associate Editor T.-C. Lee.

The authors are with the Department of Electrical and Electronic Engineering, Yonsei University, Seoul 120-749, South Korea (e-mail: wchoi@ yonsei.ac.kr).

Color versions of one or more of the figures in this brief are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSII.2016.2531199



Fig. 1. PLL block diagram.

supply noise is greatly enhanced with a novel technique of supply-noise compensation. Our PLL is based on feedforward ring VCO (FRVCO) whose frequency fluctuation due to supply noise is effectively compensated by adjustment in the driving strength ratio between FRVCO direct and feedforward paths.

This brief is organized as follows. In Section II, the overall PLL architecture and building blocks are described, and details of the noise compensation technique are explained. Section III shows the measurement results, and the conclusion is in Section IV.

### **II. CIRCUIT IMPLEMENTATION**

Fig. 1 shows the block diagram of our PLL. For low-voltage operation, no more than three transistors are stacked in the entire circuit. The charge pump has a two-transistor-stacked gate-controlled structure, and the phase-frequency detector consists of conventional CMOS logic gates and D-flip flops (DFFs). The VCO has the feedforward structure with three different frequency tuning nodes. The supply-noise sensing block detects the amount of supply-voltage fluctuation and provides compensation signals to FRVCO. The divide-by-16 frequency divider consists of an extended true-single-phase-clock (TSPC) DFF and three TSPC DFFs for fast operation and low power consumption [11].

#### A. Four-Stage FRVCO

Fig. 2 shows the structure of the four-stage FRVCO used in our PLL. It has four stages so that it can provide quadrature

1549-7747 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 2. Four-stage FRVCO.



Fig. 3. Simulated FRVCO oscillation frequencies as a function of the body bias voltage difference centered to half of the supply voltage.

clocks required in many applications and consists of four PMOS-controlled current-starved CMOS inverters in the direct path and four basic CMOS inverters in the feedforward path. In current-starved CMOS inverters, the top PMOS body is connected to the loop filter for FRVCO frequency tuning. PMOS body bias control can be used without any latch-up problem due to the low supply voltage. In FRVCO, the driving strength ratio between the direct and the feedforward path is a key parameter for oscillation frequency determination. From the linear analysis of FRVCO reported in [12], it is known that the larger the direct path strength is relative to the feedforward path, the higher the oscillation frequency becomes as long as the oscillation condition is satisfied. In our PLL, the driving strength is controlled by the body bias voltages of PMOS transistors ( $V_D$  and  $V_F$ ) in two different types of inverters as shown in Fig. 2.

Fig. 3 shows FRVCO oscillation frequencies as a function of the body bias voltage difference  $(V_D - V_F)$  centered to 0.325 V, half of the supply voltage, simulated with 180-nm CMOS technology. For this simulation,  $V_{\text{CONT}}$  is fixed at 0.325 V. When the body bias voltage difference is less than -0.45 V, the oscillation condition is not satisfied, and FRVCO fails to oscillate. However, when it is larger than -0.45 V, stable oscillation is achieved, and its frequency goes down as the difference becomes larger.



Fig. 4. Schematic of supply-noise sensing block.



Fig. 5. Schematic of the inverting amplifier in the supply-noise sensing block.

## B. Supply-Noise Sensing

Fig. 4 shows the schematic of the supply-noise sensing block. Any fluctuation in the supply voltage  $V_{N,VDD}$ , produces  $V_N$  through voltage division between impedances of diodeconnected PMOS  $M_{P1}$  and current-mirrored NMOS  $M_{N2}$ .  $V_{N,AVG}$ , which is the time average of  $V_N$ , is also generated similarly but with an additional capacitor  $C_{AVG}$  in parallel with mirrored NMOS  $M_{N3}$ . The small signal ratio between  $V_N$  and  $V_{N,VDD}$  can be approximated as [13]

$$\frac{V_N}{V_{N,\text{VDD}}} \approx 1 - \frac{g_{N2}}{g_{N1}} \frac{g_S}{g_{P1}} \tag{1}$$

where  $g_{N1}$ ,  $g_{N2}$ ,  $g_{P1}$ , and  $g_S$  represent the transconductance of  $M_{N1}$ ,  $M_{N2}$ , and  $M_{P1}$ , and the current source, respectively.  $M_{P2}$  and  $M_{N3}$  are designed so that they are 100 times smaller than  $M_{P1}$  and  $M_{N2}$ , and the required value for CAVG can



Fig. 6. Simulation results for  $V_N$ , (b)  $V_{N,AVG}$ ,  $V_D$ , (c)  $V_F$ , and (d) FRVCO oscillation frequency when (a) VDD varies sinusoidally.



Fig. 7. Simulated ac response of noise sensing block and compensated frequency fluctuation with supply noise.



Fig. 8. Microphotograph of fabricated PLL circuit.



Fig. 9. Measured phase noise of PLL at 400 MHz without supply noise.



Fig. 10. Measured timing jitter of PLL at 400 MHz without supply noise.

be small (10 pF). Each of  $V_N - V_{N,AVG}$  and  $V_{N,AVG} - V_N$  is amplified by an inverting amplifier generating  $V_F$  and  $V_D$ , respectively. When  $V_N > V_{N,AVG}$ ,  $V_D$  is larger than  $V_F$ , causing reduction of FRVCO oscillation frequency. When  $V_N V_{N,AVG}$ , the opposite happens.

Fig. 5 shows the schematic with transistor sizes for two identical inverting amplifiers used in the supply-noise sensing block. The amplifier gain  $A_V$  is designed so that the amount of oscillation frequency shift due to the difference in  $V_D$  and

Performance Parameters	[3]	[4]	[5]	[6]	This work
Technology (nm)	130	90	130	65	180
(Nominal Supply Voltage)	(1.2 V)	(1 V)	(1.2 V)	(1 V)	(1.8 V)
Supply Voltage (V)	0.5	0.5	0.5	0.4	0.65
Core Area (mm <sup>2</sup> )*	0.04	0.12	0.0736	0.0081	0.0075 **
Output Freq. (GHz)	0.55	0.4	0.4	0.35	0.4
Phase Noise @ 1-MHz offset (dBc/Hz)	-95	-87	-91.5	-90	-90.3
RMS Jitter (ps)	8.01 (0.0044 UI)	9.62 (0.0038 UI)	5.5 (0.0022 UI)	30.8 (0.0108 UI)	13.1 (0.0052 UI)
Power (mW)	1.25	0.4	0.44	0.109	0.14 **
Power Efficiency (mW/GHz)	2.272	1	1.1	0.31	0.35 **

TABLE I

Estimated without loop filter

\*\* Without noise sensing block

 $V_F$  corresponds to the amount of frequency fluctuation due to supply noise, or

$$(V_D - V_F) \cdot K_{\text{BIAS}} = V_{N,\text{VDD}} \cdot K_{\text{VDD}}$$
(2)

where  $K_{\text{BIAS}}$  is a proportionality coefficient that can be determined from the dependence of the oscillation frequency on the body bias voltage difference shown in Fig. 3.  $K_{\rm VDD}$  is another proportionality coefficient that can be estimated determined by simulation. Since  $V_F = -A_V \cdot (V_N - V_{N,AVG})$  and  $V_D =$  $-A_V \cdot (V_{N,AVG} - V_N), A_V$  can be expressed as

$$A_V = \frac{1}{2} \frac{K_{\rm VDD}}{K_{\rm BIAS}} \frac{V_{N,\rm VDD}}{(V_N - V_{N,\rm AVG})}.$$
 (3)

The given equation is used for our design guide for the inverting amplifiers in the noise-sensing block. Since fabricated circuits inevitably suffer from process and temperature variation, requiring tuning of the amplifier gain, our circuits are designed so that the amplifier gain can be tuned by externally controlling the current source bias in the noise sensing block. In addition, its bandwidth is designed to exceed the PLL bandwidth in order not to affect PLL dynamics.

Fig. 6 shows transient simulation results for  $V_N$ ,  $V_{N,AVG}$ ,  $V_D$ ,  $V_F$ , and FRVCO oscillation frequency when the supply voltage sinusoidally varies +/-0.5% around 0.65 V at 1 MHz. For these simulations,  $V_{\rm CONT}$  is fixed at 0.325 V. Simulation results show that  $V_N$  and  $V_{N,AVG}$  are properly sensed, and generated  $V_D$  and  $V_F$  successfully compensate FRVCO oscillation frequency against supply voltage fluctuation.

The performance of the supply-noise sensing block is limited in the high frequency by the bandwidth of the inverting amplifier and in the low frequency by  $C_{AVG}$ . Fig. 7 shows the simulated frequency response of the supply-noise sensing block and the compensated oscillation frequency fluctuation in percentage under sinusoidal supply noise. Here, the compensated oscillation frequency fluctuation is defined as  $(f, \max - f, \min)/f$ without supply voltage fluctuation, where f, max and f, min are the largest and the smallest oscillation frequency with supply voltage fluctuation. Our noise sensing block is designed to have bandpass characteristics peaked at 200 kHz since the optimal PLL bandwidth based on the noise simulation of PLL

building blocks is estimated to be 200 KHz. As shown in Fig. 7, the frequency fluctuation is less than 0.8% when the supplynoise frequency is within 3-dB bandwidth of the supply-noise sensing block frequency response. In PLL, VCO has bandpass filtering characteristics against supply noise. Consequently, as long as the noise sensing bandwidth covers the PLL bandwidth, the supply-noise sensing block should operate properly.

# **III. MEASUREMENT RESULTS**

A prototype PLL circuit is fabricated in 180-nm standard CMOS technology. Fig. 8 shows the microphotograph of the fabricated chip. The core chip area is 0.0075 mm<sup>2</sup>, excluding output buffers and the supply-noise sensing block. The fabricated chip is mounted and wire-bonded on FR4 PCB for measurement. The external loop filter is implemented so that our PLL has the best jitter performance. The resulting bandwidth of 0.8 MHz is different from the simulated bandwidth of 200 kHz used for our design. This discrepancy is due to inaccuracies in our noise modeling of PLL blocks.

For our measurement, the amplifier gain is externally tuned once and maintained at the same tuning condition through the measurement. Fig. 9 shows the measured phase noise, and Fig. 10 shows timing jitter of our PLL at 0.65-V supply voltage without any supply noise. The phase noise is -90.3 dBc/Hz at 1-MHz offset and rms and peak-to-peak jitter are 13.07 and 100 ps, respectively. Table I shows the performance summary of our PLL as well as comparison with other low-voltage PLL circuits previously reported. Our PLL has the smallest chip size and lower power consumption/efficient than most of low-power PLLs reported. Although our PLL has slightly higher power consumption/efficiency than PLL reported in [6], it has much better jitter performance. Although two PLLs have similar phase noise at 1-MHz offset, our PLL has much lower phase noise between 5-kHz to 1-MHz offset, achieving better jitter performance.

To verify the supply-noise compensation capability of our PLL, 6.5-mV (1% of supply voltage) peak-to-peak sinusoidal signal ranging from 0.1 to 1.5 MHz is added to the supply voltage through a bias tee. The measured PLL jitters are shown



Fig. 11. Measured jitter versus supply noise frequency.



Fig. 12. Measured jitter for PLL with 0.8-MHz sinusoidal noise frequency: (a) without compensation; (b) with compensation.

in Fig. 11. Without any noise compensation, the jitter peaks at 0.8 MHz, which is the loop bandwidth of PLL set by external loop filter, but it is much reduced with compensation. Fig. 12 shows eye diagram of output clock with and without noise compensation under 0.8-MHz supply noise. RMS and peak-to-peak jitter performance is improved from 72.67 (0.029-UI) to 16.21 ps (0.0065-UI) and from 480 to 130 ps, respectively. When there is no supply noise, the operation of the supply-noise sensing block does not influence jitter performance. The supply-noise sensing block occupies 0.0056 mm<sup>2</sup> and consumes 102  $\mu$ W.

# **IV. CONCLUSION**

A low-voltage PLL with a novel supply-noise compensation scheme is demonstrated. Oscillation frequency fluctuation due to supply noise is compensated by adjustment in the driving strength ratio between FRVCO direct and feedforward paths. A prototype 400-MHz 0.65-V PLL realized in 180-nm standard CMOS successfully achieves low power consumption and supply noise compensation.

### ACKNOWLEDGMENT

The authors would like to thank the IC Design Education Center for Electronic Design Automation software support.

#### REFERENCES

- H. Kaul et al., "A 320 mV 56 µW 411 GOPS/Watt ultra-low voltage motion estimation accelerator in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 1, pp. 107–114, Jan. 2009.
- [2] R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-threshold computing: Reclaiming Moore's low through energy efficient integrated circuits," *Proc. IEEE*, vol. 98, no. 2, pp. 253–266, Feb. 2010.
- [3] Y.-L. Lo, W.-B. Yang, T.-S. Chao, and K.-H. Cheng, "Designing an ultralow-voltage phase-locked loop using a bulk-driven technique," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 5, pp. 339–343, May 2009.
- [4] K.-H. Cheng, Y.-C. Tsai, Y.-L. Lo, and J.-S. Huang, "A 0.5-V 0.4– 2.24-GHz inductorless phase-locked loop in a system-on-chip," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 5, pp. 849–859, May 2011.
- [5] W.-H. Chen, W.-F. Loke, and B. Jung, "A 0.5-V, 440-μW frequency synthesizer for implantable medical devices," *IEEE J. Solid-State Circuits*, vol. 47, no. 8, pp. 1896–1907, Aug. 2012.
- [6] J.-W. Moon, K.-C. Choi, and W.-Y. Choi, "A 0.4-V, 90~350-MHz PLL with an active loop-filter charge pump," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 5, pp. 319–323, May 2014.
- [7] S. Guo *et al.*, "A low-voltage low-power 25 Gb/s clock and data recovery with equalizer in 65 nm CMOS," in *Proc. IEEE RFIC*, 2015, pp. 307–310.
- [8] E. Alon, J. Kim, S. Pamarti, K. Chang, and M. Horowitz, "Replica compensated linear regulators for supply-regulated phase-locked loops," *IEEE J. Solid-State Circuits*, vol. 41, no. 2, pp. 413–424, Feb. 2006.
- [9] C.-M. Lai, M.-H. Shen, Y.-D. Wu, K.-H. Huang, and P.-C. Huang, "A 0.24 to 2.4 GHz phase-locked loop with low supply sensitivity in 0.18-μm CMOS," in *Proc. IEEE Int. Symp. Circuits and Syst.*, May 2011, pp. 981–984.
- [10] Y.-S. Park and W.-Y. Choi, "On-chip compensation of ring VCO oscillation frequency changes due to supply noise and process variation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 59, no. 2, pp. 73–77, Feb. 2012.
- [11] J. Yuan and C. Svensson, "High-speed CMOS circuit technique," *IEEE J. Solid-State Circuits*, vol. 24, no. 1, pp. 62–70, Feb. 1989.
- [12] Y.-S. Park, P.-S. Han, and W.-Y. Choi, "Linear analysis of feedforward ring oscillators," *IEICE Trans. Electron.*, vol. E93-C, no. 9, pp. 1467–1470, Sep. 2010.
- [13] A. M. Fahim, "A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking," *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1894–1907, Aug. 2006.