# GaAs MESFET GHz

•

# GaAs MESFET GHz

1999 12

•



\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

가 . , 가 , , 가 . , 가

, , , , , , , , , . . . .

1999 12

,

·

		i
		iv
		vii
	7	v iii
1		1
2	. GaAs MESFET	4
	2-1 . GaAs MESFET	4
	2-2 . GaAs MESFET	5
	2-2-1 .	5
	2-3 . GaAs MESFET	8
	2-3-1 .	8
	2-3-2 .	10
3	. 10GHz	12
	3-1 . GaAs MESFET	12
	3-1-1 . DCFL	12
	3-1-2 . BFL	12
	3-1-3 . SCFL	13
	3-2 .	16
	3-2-1 .	16

18			3-2-2	
23		•••••	3-2-3	
26		10GHz	3-3.	
26			3-3-1	
32			3-3-2	
44			3-3-3	
51		•••••••	4 . 2GHz	4
51		•••••••	4-1 .	
51		RC	4-1-1	
51	/n)	- (pull-down)	4 - 1 - 2	
52			4-1-3	
56			4-2 .	
56			4-2-1	
57			4-2-2	
60			4-3.	
60			4-3-1	
70			4-3-2	
77			4-3-3	

5	•		80
	5-1.		80
	5-2.		80
	5-3.		88
	5-3-1		88
	5-3-2		92
	5-3-3		95

6		 102
6	•	 102

102	 . 2GHz	6-1	
102	 1-1 .	6	
110	 1-2 .	6	
120	 . 10GH	6-2	
120	 2-1 .	6	
123	 2-2.	e	
128	 •	6-3	
131	 		7
133	 ••••••		
137	•••••	RACT	ABST

1-1.			3
2-1.	GaAs MESFET		6
2-2.	GaAs MESFET		7
2-3.	GaAs MESFET	가	9
3-1.	GaAs MESFET		14
3-2.			17
3-3.	가		21
3-4.		DC	24
3-5.	SCFL	8	25
3-6.			28
3-7.			29
3-8.			31
3-9.			33
3 - 10.			35
3-11.	2		37
3-12.	3-11 2		
	(N1P, N1N, N2P,	N2N)	38
3-13.	3-11 2	. (OP, ON)	39
3-14.			40
3-15.	VCO		43
3-16.	VCO		47
3-17.	VCO		48
3-18.	VCO		49

4-1.	RC		•••••	••••••		53
4-2.	-					54
4-3.				•••••		55
4-4.	AMUX		••••••	•••••		58
4-5.						59
4-6.				. •		64
4-7.	(4-16)			4-	6	
				•••••	•••••••••••••••••••••••••••••••••••••••	66
4-8.	4-6	AMUX	가			67
4-9.	20	GHz				71
4-10.	SCFL		•••••	••••••		72
4-11.	SCFL		(DN	MUX	)	74
4-12.	SCFL		(.	AMU	(X)	75
4-13.		С	4-	9	AMUX	76
4-14.					SPICE	
4-14.			(4-16	)	SPICE	78
4- 14. 4- 15.			(4-16	)	SPICE 	78 79
4- 14. 4- 15.			(4-16)	)	SPICE 	78 79
<ul><li>4- 14.</li><li>4- 15.</li><li>5- 1.</li></ul>			(4- 16	)	SPICE 	78 79 81
<ul> <li>4-14.</li> <li>4-15.</li> <li>5-1.</li> <li>5-2.</li> </ul>			(4- 16	)	SPICE  	78 79 81 82
<ul> <li>4-14.</li> <li>4-15.</li> <li>5-1.</li> <li>5-2.</li> <li>5-3.</li> </ul>	OP - A MP		(4- 16	)	SPICE  	78 79 81 82 86
<ul> <li>4-14.</li> <li>4-15.</li> <li>5-1.</li> <li>5-2.</li> <li>5-3.</li> <li>5-4.</li> </ul>	OP - A MP	[22]	(4- 16	)	SPICE  	78 79 81 82 86 87
<ul> <li>4-14.</li> <li>4-15.</li> <li>5-1.</li> <li>5-2.</li> <li>5-3.</li> <li>5-4.</li> <li>5-5.</li> </ul>	OP - AMP	[22]	(4- 16	)	SPICE	78 79 81 82 86 87 89
<ul> <li>4-14.</li> <li>4-15.</li> <li>5-1.</li> <li>5-2.</li> <li>5-3.</li> <li>5-4.</li> <li>5-5.</li> <li>5-6.</li> </ul>	OP - AMP	[22]	(4- 16		SPICE	78 79 81 82 86 87 89 93
4-14. 4-15. 5-1. 5-2. 5-3. 5-4. 5-5. 5-6. 5-7.	OP - A MP V CP	[22]	(4-16 Iup Id	) 	SPICE	78 79 81 82 86 87 89 93 94
<ul> <li>4-14.</li> <li>4-15.</li> <li>5-1.</li> <li>5-2.</li> <li>5-3.</li> <li>5-4.</li> <li>5-5.</li> <li>5-6.</li> <li>5-7.</li> <li>5-8.</li> </ul>	OP - AMP VCP	[22]	(4-16) Iup Id	)  N	SPICE	78 79 81 82 86 87 89 93 94 97
<ul> <li>4-14.</li> <li>4-15.</li> <li>5-1.</li> <li>5-2.</li> <li>5-3.</li> <li>5-4.</li> <li>5-5.</li> <li>5-6.</li> <li>5-7.</li> <li>5-8.</li> <li>5-9.</li> </ul>	OP - AMP VCP	[22]	(4-16) Iup Id	)  N	SPICE	78 79 81 82 86 87 89 93 94 97 100
	<ul> <li>4-1.</li> <li>4-2.</li> <li>4-3.</li> <li>4-4.</li> <li>4-5.</li> <li>4-6.</li> <li>4-7.</li> <li>4-8.</li> <li>4-9.</li> <li>4-10.</li> <li>4-11.</li> <li>4-12.</li> <li>4-13.</li> </ul>	<ul> <li>4-1. RC</li> <li>4-2</li> <li>4-3.</li> <li>4-4. AMUX</li> <li>4-5.</li> <li>4-6.</li> <li>4-7. (4-16)</li> <li>4-8. 4-6</li> <li>4-9. 20</li> <li>4-10. SCFL</li> <li>4-11. SCFL</li> <li>4-12. SCFL</li> <li>4-13.</li> </ul>	<ul> <li>4-1. RC</li> <li>4-2</li> <li>4-3.</li> <li>4-4. AMUX</li> <li>4-5.</li> <li>4-6.</li> <li>4-7. (4-16) <ul> <li></li></ul></li></ul>	<ul> <li>4-1. RC</li> <li>4-2</li> <li>4-3</li></ul>	4-1. RC	4-1. RC       .         4-2       .         4-3       .         4-4. AMUX       .         4-5       .         4-6       .         4-6       .         4-7. (4-16) .       4-6         4-8. 4-6 AMUX 7       .         4-9. 2GHz .       .         4-10. SCFL .       .         4-11. SCFL (DMUX).       .         4-13. C 4-9 AMUX .       .

6-1.		2GH z		103
6-2.	/			104
6-3.	2-	SCFL OR		105
6-4.	3-	SCFL OR		106
6-5.	SCFL ]	D-Type		108
6-6.				109
6-7.	2GHz		VCO	112
6-8.	2GHz		RP, VP, VCOP	115
6-9.	2GHz			119
6-10.		10GHz		121
6-11.	10GHz	VCO		122
6-12.	10GHz		VCO	124
6-13.	10GHz		RP, VP, VCOP	125
6-14.	10GHz			127
6-15.				130

11	 SPICE	GaAs MESFET	2-1.
46			3-1.
50			3-2.
		5-2	5-1.
84	 		
			5-2.
91	 		
118		2GH z	6-1.
126		10GH z	6-2.
129	 		6-3.

Gbps 2GHz 10GHz . 0.5µm GaAs MESFET , SPICE post-layout . ,

, 10GHz . SCFL -2 10GHz . SPICE , 10GHz - 1.6V - 0.4V 8.95GHz 10.13GHz 7ト - 25 80 -5.52MHz/

 7}
 2GHz

 2
 MUX

•

,

7 . SPICE , -0.8V 0.2V 1.48GHz 2.84GHz 7<sup>†</sup> 0 80 -1.82MHz/ . , 7<sup>†</sup>

•

		. SPICE	, 80
	0.16%/500ns		
		20	θHz
10GH z		SPICE	, 0.72 °
0.62°	가	, 0.452ps(0.00072UI)	0.048ps (0.00048UI)
rm s			

, 0.5 $\mu m$  GaAs MESFET, 10GHz

,

, 2GHz

, SPICE

1 • 가 , GHz(phase-locked loops; PLL) Gbps / (clock/data recovery circuits) 가 .[1-11] (frequency synthesizer) PLL / PLL / . (phase/frequency detector; PFD), (charge-pump), (loop filter), (voltage-controlled oscillator; VCO), (frequency divider) VCO .[9] PLL VCO PLL 가 PLL , VCO VCO . , PLL 가 .[12-26] VCO VCO PLL 가 VCO .[12-23] 가 PLL .[24-26] PLL CMOS, BiCMOS, GaAs MESFET, CMOS BiCMOS PLL PLL GHz GaAs MESFET .[19-20,24]

 PLL

 7
 Vitesse
 0.5μm

 GaAs MESFET
 10GHz
 VCO
 , 2GHz

 2GHz
 2GHz
 2GHz

2GHz 10GHz , SPICE . 2 0.5µm GaAs MESFET , 3, 4, 5 10GHz VCO, 2GHz VCO, , SPICE

. 6 2GHz PLL 10GHz PLL SPICE

,





Figure 1-1. Block diagram of phase-locked loops.

# 2 . GaAs MESFET

### 2-1 . GaAs MESFET

GaAs	(effe	ective m	ass	s) S	i				
(electron	mobility	)가	(	5000c	$m^2/Vs$	),			가
$(1.7 \times 10^7 \text{ cm}/$	s )		,	GaAs	MESI	FET		가	
(Schottkey)						MOS	FET		
(capacitance)7	'ŀ					.[10]			
, GaAs MESFI	ЕT	가							. 가
complem	entary							. N	GaAs
MESFET						가			(hole)
	가	]	Р				가		
CMOS						가		,	
	가								
				.[1	0]				
, GaAs MESFET	[								
					(diode)			(t1	hreshold
voltage)									
					가				(noise
margin)									
(level shifter)							가		
GaAs ME	SFET			r₫sフト				g m	CMOS
	가	. <b>r</b> a	s				(cl	nanne	l length
modulation effect)					, r	₁₅フト N	10SF	EТ	
				g <sub>m</sub>			가		

### 2-2 . GaAs MESFET

	GaAs	Μ	ESFET	n or mally - off	가	(enh	ancement - m	ode; E	-mode)
M	ESFET		normally - on		(depletion - n	node;	D-mode) N	IESFE	Г
가		가		FET			(impurity)	가	
					, D-mode	MES	FET		N +
				가			.[27]		
	E - m oo	de	D-mode	MESFET			2-1		
			14	(mas	k )	,	(n	netal)	4
	(laye	r)					. 2-2		2-1
				D-mode ME	SFET				
#1	->#5		G	aAs MESFE	Т <b>가</b>	,	#6->#1	14 4	

2-2-1 .

	#1	Ν	,	#4	/
N <sup>+</sup>	(implant)	$\mathbf{N}^+$		(ohmic co	ntact)
		27 85	2	260 340 /	
	D-mode M	ESFET			2

, 2 가 . MESFET 0.7V . , E-mode MESFET FET ,

•

0.4V





Figure 2-1. GaAs MESFET process flow.



#### 2-2. GaAs MESFET

Figure 2-2. Cross-section of GaAs MESFET.

## 2-3 . GaAs MESFET

			V	itesse	
H-GaAs	IV $(L_{m in} = 0.5 \mu m)$	.[28]		GaAs	MESFET
	(ion implant)	(self	align)	ref	ractory
			ME	SFET	가
	2-3 .		<b>V</b> <sub>т</sub> ,	,	(back
gate)	가			R	.s ,
<b>R</b> <sup>D</sup> ,	RG				
	-			. Cgs	$C_{GD}$
			. (bul	k) B	
(back gate	e)			, /	
		가			
2-3-1					
MESFI	ET	$(V_{Teff})$	(2-1)		
$V_{Tef}$	$y_{T0} = V_{T0} + (GA M)$	$DS \times V_{DSi}$ +	$K_{1}(V_{BSi}) + TC$	$V \times \varDelta T$	(2-1)
, V-	ro, GAMDS,	TCV	$V_{DSi}$	V <sub>BSi</sub>	MESFET
				55 125	
	1 m V/			-55  125	lugad harriar
loworing)	- 1111 V /	·		ר (ui aiii - iii (	
iow er ing)					F E 1
	•				





Figure 2-3. Equivalent circuit model of the GaAs MESFET.

$$I_{DS} = \beta_{eff}(V_{gst})^{VGEXP}(1 + \lambda V_{dsi})[1 - (1 - \alpha V_{dsi}/3)^{SA TEXP}] + I_{SUB}$$
(2-2)

$$\beta_{eff} = \frac{\beta}{1 + VCRIT(V_{GS} - V_{T0})}$$
(2-3)

	VCRIT	가		(critical electric
field)	, (\	И <sub>Б</sub> <b>s</b> - V <sub>Т0</sub> )	가	가
Ids-Vds				(square law)

Subthreshold (2-4) .

•

•

$$I_{SUB} = I_0 e^{ND \times V_{DS}} e^{-NG \times V_{DS}}$$
(2-4)

- I<sub>0</sub> , ND NG
- GaAs MESFET SPICE 가 2-1 .

### 2-1. GaAs MESFET SPICE .

Table 2-1. SPICE model parameters for GaAs MESFET.

	E-mode FET	D-mode FET	
V T 0	0.261	- 0.718	V
	0.21	0.075	$m A/V^2$
	0.03	0.03	1/ V
	5	5	1/ V
GAMDS	- 0.0084	- 0.03	1/ V
VGEXP	1.9	1.57	-
SATEXP	3	3	-
LEVEL	6	6	-
SAT	3	3	-

## 3 . 10GHz

3-1 . GaAs MESFET

3-1-1 . DCFL

가 가 DCFL 3-1(a) , (Vон Vol) 0.6V Vон , . (0.7V)  $V_{\text{OL}}$ E-mode FET (Enhancement-mode FET) saturation 0V FET . 가 가 , . FET (wafer) 가 가 DCFL 가 NOR . (load) , 가 .[10]

3-1-2 . BFL BFL 3-1(b) DCFL (source follower) DCFL (impedance) 가 . BFL , 가 . , D-mode FET  $V_{\text{OL}}$ .

DCFL

, BFL DCFL 가 . , FET 가 가 . 가 DCFL .[10] 3 - 1 - 3 . SCFL SCFL 3-1(c) . DCFL BFL . , 가 FET FET 가 가 가 common-mode . , CMRR(common mode rejection ratio) . CMRR 가 . , • 가 fan - out , CML(current mode logic) . (series gating technique) 가 . SCFL .[10,29-31] 가 , DCFL . VCO 가 가 , 가 가 VCO . , SCFL 10GHz .

,



(b)

3-1. GaAs MESFET . ( )
(a) DCFL (b) BFL (c) SCFL
Figure 3-1. GaAs MESFET logic circuits. (continued)
(a) DCFL (b) BFL (c) SCFL



(c)

3-1. GaAs MESFET

(a) DCFL (b) BFL (c) SCFL

Figure 3-1. GaAs MESFET logic circuits.

(a) DCFL (b) BFL (c) SCFL

### 3-2 .

3-2-1 . (ring) - (on-chip) 7 7 7 VCO . 7 7 7 . 3-2 (chain) . 3-2(a) , 3-2(b) . DCFL

BFL

· , ア・ア・ , 、 3-2(a) ア・ , DCFL BFL FET GHz

· 3-1(b) SCFL 가 , 가

. 7ነ

> (inverting) (delay) .[18,19]

. , "1"





(b)



Figure 3-2. Block diagrams of ring oscillator.

.

•

- (a) Odd-stage ring oscillator.
- (b) Even-stage ring oscillator.

가 "0" , "1" 가 N(N ТD ) 가 , 가 NT <sup>D</sup>가, 가 ТD 2NT D 7ト Ν . INP<sub>1</sub>, INN<sub>1</sub> "1" "0" 가  $OUT P_N$ ,  $OUT N_N$ "1" "0"  $OUT\,P_{\,N}$ , OUT N<sub>N</sub> INP<sub>1</sub> , N(N ) INN 1 NTヮフト . , N 3-2(a) 가 2NT ▷가. 3-2-2 . Ν 가 (gain) (phase) . 가 , 가 180° Ν

7 · 3-2(b) . , N . , N . ,

[ 1] , 180°/N . [ 2] 7t

, [ 1] 1

3-3(a) DC A R, CL . . . , A

. , 3-3(a) (pole) DC A DCFL . 7; 7; 7; (phasor) .

7  $V_i()$  ,  $V_o()$  , 7 (3-1) .

 $H(j\omega) - \frac{V_{o}(j\omega)}{V_{i}(j\omega)} = \frac{A}{1 + j\omega R C_{L}}$ (3-1)

 $|\mathbf{H}(\mathbf{j}\boldsymbol{\omega})| = \frac{|\mathbf{A}|}{\sqrt{1 + (\boldsymbol{\omega}\mathbf{R}\mathbf{C}_{\mathrm{L}})^{2}}}$ (3-2)

•

 $H(j\omega) = \tan^{-1}(\omega RC_{L})$ (3-3)

Ν

.

,

- 19 -

$$\frac{|\mathbf{A}|}{\sqrt{1 + (\omega \,\mathrm{RC}_{\mathrm{L}})^2}} \ge 1 \tag{3-4}$$

$$\tan^{-1}(\omega \operatorname{RC}_{L}) = \frac{\pi}{N}$$
(3-5)

$$\frac{|A|}{\sqrt{1 + \tan^2(\pi/N)}} \ge 1$$
 (3-6)

(3-6)	가	DC	А	Ν
		,	N 2	
	가			
. ,				3
가				
, SCFL				
. SCF	L 3-1			
	,			

	1	
,		

.

. SCFL

3-3(b)	SCFL
	3-3(b)

-



(a)



(b)

(a) DCFL (b) SCFL

Figure 3-3. Equivalent circuit models of inverter. (a) DCFL (b) SCFL

•

- 21 -

$$H(j\omega) = \frac{V_{o}(j\omega)}{V_{i}(j\omega)} = \frac{A}{(1+j\omega R_{1}C_{1})(1+j\omega R_{2}C_{L})}$$
(3-7)

SCFL

$$|\mathbf{H}(\mathbf{j}\,\boldsymbol{\omega})| = \frac{|\mathbf{A}|}{\sqrt{1 + (\boldsymbol{\omega}\,\mathbf{R}_{1}\mathbf{C}_{1})^{2}} \cdot \sqrt{1 + (\boldsymbol{\omega}\,\mathbf{R}_{2}\mathbf{C}_{L})^{2}}}$$
(3-8)

.

,

$$\angle \mathbf{H}(\mathbf{j}\omega) = \tan^{-1}(\omega \mathbf{R}_1 \mathbf{C}_1) + \tan^{-1}(\omega \mathbf{R}_2 \mathbf{C}_L)$$
(3-9)

.

.

SCFL

,

	,	SCFL
N SCFL		
SCFL	/N 0 1	k
	k( /N)	

(1-k)( /N)

$$\frac{|\mathbf{A}|}{\sqrt{1 + (\omega \mathbf{R}_{1} \mathbf{C}_{1})^{2}} \cdot \sqrt{1 + (\omega \mathbf{R}_{2} \mathbf{C}_{1})^{2}}} \ge 1$$
(3-10)

$$\tan^{-1}(\omega R_1 C_1) = k \frac{\pi}{N}$$
 (3-11)

$$\tan^{-1}(\omega R_2 C_L) = (1 - k)\frac{\pi}{N}$$
 (3-12)

 $\frac{|\mathbf{A}|}{\sqrt{1 + \tan^2(\mathbf{k}\,\frac{\pi}{N})} \cdot \sqrt{1 + \tan^2\left[(1 - \mathbf{k})\frac{\pi}{N}\right]}} \ge 1, \quad 0 \quad \mathbf{k} = 1 \quad (3-13)$ 

. (3-13) DC A, k, N . k DC A N 3-4 . 3-4 SCFL , 2

k=1 7 (3-6) , 3 k=0.9 k=0.8

SCFL 10% 20% , DC 2

. SCFL GaAs MESFET

.

3-2-3 . SCFL

SCFL

.[33] SCFL 0.6µm GaAs MESFET Vitesse H-GaAs III

3-1(c) .

3-5 SCFL 8 , . , SCFL 1

29.33ps . , SCFL 2 8.52GHz7t . ,

,




3-4.

DC





Figure 3-5. Output waveforms of 8-stage ring oscillator using SCFL inverter.

, 2 10GHz . ,

· , 10GHz VCO 가 .

3-3 . 10GHz

3-3-1 . SCFL

7† (large-signal) 2

GaAs MESFET SCFL 7۲

.[20,21] 3-6 . J1 J1 7ት Io .

 $I_0 = K (V_c - VTT - V_T)^2$  (3-14)

К J1 W/L, V<sub>т</sub> J1

(VC) . 7 IN<sub>A</sub>, IN<sub>B</sub> OUT<sub>A</sub>, OUT<sub>B</sub>

.

$$I_{0} = K' [V_{BIAS} + \Delta V - V(OUT_{C}) - V_{T}']^{2} + K' [V_{BIAS} - \Delta V - V(OUT_{C}) - V_{T}']^{2}$$
(3-15)

V(OUTc)

$$V(OUT_{C}) = V_{BIAS} - V_{T} - \sqrt{\frac{K}{2K'}(VC - V_{T})^{2} - \Delta V^{2}}$$
 (3-16)

•

3-7 V(OUT<sub>c</sub>)7⊧ V(OUT<sub>A</sub>) 2 .

- 27 -





Figure 3-6. Simplified schematic diagram of the proposed differential inverter.

•





Figure 3-7. Output waveforms of the proposed differential inverter under the sinusoidal input.

CMRR(Common-Mode Rejection Ratio) 가  $V(OUT_A) = V(OUT_B)$ 가 . -가 OUT c 2 . 3-8 . 가 가 CMRR . , 가 가 \_  $OUT_{\rm A}$ OUT B , OUT c .  $OUT\,\mathrm{c}$ • . 2N 가 1 OUT c k  $OUT\,\mathrm{c}$  $360 \circ [(k-1)/2N]$ m m+N 180 ° 가 1 k 2N 1 m N k m .  $OUT\,\mathrm{c}$ m m + NOUT c Ν . , OUT c (1)  $OUT_{C(1+N)}, OUT_{C(2)} OUT_{C(2+N)}, ..., OUT_{C(N)}$  $OUT_{C(2N)}$ 가 2 2N  $OUT_{\,P\,(1)},\,\,OUT_{\,N\,(1)},\,\,OUT_{\,P\,(2)},\,\,OUT_{\,N\,(2)},\,\,...,\,\,OUT_{\,P\,(N)},\,\,OUT_{\,N\,(N\,)}$ .





Figure 3-8. Block diagram of the proposed differential ring oscillator.

3-3-2.

### 3-3-2-1. SCFL

SCFL 3-9

FET . 가 FET 가 . cascode 가 J3 J3 -R3 . , cascode 가 , J3 J3 ,

-

2mA, R3 0.5kΩ, , - 0.5V , J3  $0.5k\Omega \times 2mA + (-2V) = -1V7$ , J3 V<sub>gs</sub> 0.5V7 , J3 9µmフト . . , J1 J2 2mA 1mA가 0V.J1 J2 FET 13µm -가. , J1 J2 J3 J1 J2 . J1 J2 가 15µm J 1 J 2 (g<sub>m</sub>) .

(3-17) 3.2mA/V7.

$$g_{m} \triangleq \frac{\partial I_{ds}}{\partial V_{gs}} = 2\beta \frac{W}{L} (V_{gs} - V_{T})$$
(3-17)





Figure 3-9. Schematic diagram of the proposed differential inverter.

SCFL DC 3-4 2 3 , SCFL 가 DC , DC 1 , DC 10 . . DC FET J1, J2 R1 R2 3kΩ . ,  $3.3V - (3k\Omega \times 1mA) = 0.3V7$ ; , J3 J1 J2 0.7V가 J1 가 J3 - $0.7V + (0.5k\Omega \times 2mA) + (-2.0V) = -0.3V7$  , J1 J2 J2 , +0.3V 0V - 0.3V .

0.5mA FET J13, J23 FET J11, J21 - 0V 7 J13, J23 . 0.6V 7 . SCFL SPICE . . SCFL 3-10 .

FET / , SCFL SCFL , , SCFL 4.86GHz 90 ° 7 , , 20 2 SCFL 2

 VCO 2 SCFL
 2

 VCO
 90° 7⊦
 ,

 0dB
 .
 .



3-10.

Figure 3-10. Frequency response of the proposed differential inverter.

3-11 3-9 SCFL 2 3-12 3-13 . 3-12 2 - 0.5V 가 5.05GHz (N1P, N1N) (N2P, N2N) 90° 가. (OP, ON) 180 ° SCFL -가 3-13 . 10.09GHz OP ON 5.05GHz 가 -0.43V,  $0.2V_{P-P}$  . , OP ON ECL SCFL . , 가 가.

3-3-2-2.

3 5 가 . 3-14 3-14(a) . 가 , (common-mode 가 . 5 feedback loop; CMFL) 3 가 3-14(b) FET 3-14(c) . ECL 5 3-15 - 1.27V  $, 0.5V_{p-p}$ • 가 ECL .



3-11. 2 . Figure 3-11. Schematic diagram of the proposed 2-stage differential ring oscillator.



3-12. 3-11 . (N1P, N1N, N2P, N2N) Figure 3-12. Output waveforms of the circuit shown in Figure 3-11. (N1P, N1N, N2P, N2N)



3-13. 3-11 . (OP, ON) Figure 3-13. Output waveforms of the circuit shown in Figure 3-11. (OP, ON)





Figure 3-14. Schematic diagrams of differential amplifiers. (continued)

- (a) Differential amplifier with CMFL
- (b) Differential voltage amplifier
- (c) Differential amplifier and level shifter





Figure 3-14. Schematic diagrams of differential amplifiers. (continued)

- (a) Differential amplifier with CMFL
- (b) Differential voltage amplifier
- (c) Differential amplifier and level shifter





Figure 3-14. Schematic diagrams of differential amplifiers.

- (a) Differential amplifier with CMFL
- (b) Differential voltage amplifier
- (c) Differential amplifier and level shifter



3-15.

Figure 3-15. Output waveforms of the proposed voltage-controlled oscillator.

3-3-3.

#### 3-3-3-1.

가 SPICE 10GHz VCO 3-1 . - 1.6V - 0.4V 8.95GHz 10.13GHz , 가 , , 0.46V 0.54V 3-16 . 가 -1.6V, -1.0V, -0.4V, , , . , 가 - 1.0V , 13.2% . 가 가

, ECL

3-17 VCO VCO 590MHz/V .

### 3-3-3-2.

3-18 30 - 25 80 . - 25 +80 10.34GHz 9.76GHz -5.5MHz/ , 1.5mV/ 1.0mV/ . ,

	,	,
3.3%, 6.8%, 16% <b>フ</b> ト	. 가	GaAs MESFET
가	., GaAs	(Fermi)
가	(V <sub>T0</sub> )	가
( )		$V_{T 0}$ 7
가	가	
	GaAs MESFET	가
, FET	-	FET
	가	. , -
<b>V</b> т о	가	
, 가 가	가 가	, –
	<b>7</b> Ͱ V <sub>Τ0</sub>	
, 가 가	가	
SCFL	( 3-9 J3)	- 0.5V
가 가		. , 3-2
가 가		

+30

Table 3-1. Output characteristics of the proposed VCO.

(V)	(p s )	(GHz)	(V <sub>p-p</sub> )
- 1.60	111.72	8.95	0.47
- 1.40	108.56	9.21	0.51
- 1.20	105.78	9.45	0.54
- 1.00	103.22	9.69	0.53
- 0.80	100.91	9.91	0.53
- 0.60	99.53	10.05	0.53
- 0.50	99.13	10.09	0.50
- 0.45	98.94	10.11	0.46
- 0.40	98.76	10.13	0.46

•











Figure 3-17. Tuning sensitivity of the proposed VCO.





Figure 3-18. Temperature dependency of the proposed VCO.

Table 3-2. Output characteristics of the proposed VCO under the temperature variation.

•

( )	(ps)	(GHz)	(V <sub>p-p</sub> )
- 25	96.26	10.34	0.52
+30	99.13	10.09	0.50
+50	100.34	9.97	0.48
+60	100.95	9.91	0.47
+70	101.71	9.83	0.45
+80	102.48	9.76	0.42

# 4 . 2GHz

2GHz PLL VCO , . 0.5µm GaAs MESFET 2GHz VCO . , VCO VCO ,

## 4-1 .

 4-1-1
 RC
 4-1

 FET
 .
 FET

 .
 C
 (time constant) RC

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .
 .

 .
 .

가 . 가 .[16]

### 4-1-2 . (pull-down)



**4-1-3** .

(analog multiplexer; AMUX) .[18] 기

2GHz VCO .



4-1. RC . Figure 4-1. RC delay method.



4-2. - .

Figure 4-2. Pull-down current control method.





Figure 4-3. Feedback loop coupling method.

4 - 2 - 1	•							
				4-3			Ċ	l1, d2,
d3			D1	, D2, D3,	d 1	d2,	d 1	d3
				AMUX			D	2
AMUX		Vy		,	D3		AM	IUX
	Vx	. A N	IUX		VzZ		V y	, V x
		가	,	Vz	(4-1)			

4-2 .

$$V_{z} = - [(1 - C)V_{y} + CV_{x}]$$
 (4-1)

(4-1)	··- "		. C	0 C 1
	AMUX 7	'ŀ	· ,	4-3
	C=0		d2 , C=1	d3
		가	(inverting	variable delay

element) .  $f_{m ax}$ ,  $f_{m in}$ ,  $f_{c}$  (4-2), (4-3), (4-4) .

$$f_{max} = \frac{1}{2(d1+d2)}$$
(4-2)

$$f_{\min} = \frac{1}{2(d1+d3)}$$
(4-3)

$$f_{c} = \frac{1}{2\left(d1 + \frac{d2 + d3}{2}\right)}$$
(4-4)

4 - 2 - 2	•				
		VCO	,		,
	AMUX				
	가				
	가 .	,	AMUX		
71					
ンř ー!	•	_1		_1	AMUX
가		가		, 가	
AMUX가	(4-1)		가		
가		AMUX		가	
4 - 4		AN	IUX		
	가	AMU	X가	,	가
가 18	0 ° フト	AMUX		DC	
4-5	5 4-3			VCO	
		. 4-5(a)		가	3 5
3	3-5 VCO	, 4-5(b)	3-6 VC	Э.	
4-5	VC7 0		가	VC7	1
	가	가	AMUX		
		(t d )		가.	4-5(a)
. AMU	X	2t	1	가	
71			2 <b>x</b> 5t <sub>4</sub>	י. 7ŀ	V.
' V.	2 /571		71	ı	• y
▼ X	2 7 3r 7l	· V V	21	/371	AMITY
٦L		vy vx	15	, , , , , , , , , , , , , , , , , , ,	AWUA
1		2	/ 3	2 / <b>3</b> /r	•

AMUX 7 1 V<sub>x</sub> V<sub>z</sub> 가

- 57 -





Figure 4-4. Characteristics of AMUX.



(a)



(b)



### (a) 3 -5 (b) 3 -6

Figure 4-5. Illustrations of VCO using loop-coupling method.

.

(a) 3-5 stage (b) 3-6 stage
AMUX	X			가		가		,	가	
		VC	=0.5	,				/27ト		,
4-5	(a) 3-5	5 VCC	)							,
4-5(b)		V y	V <sub>x</sub>				/2		가	,
			2 /3	37}		가			,	
VCC	)								가 2	. 가
		가				[23]			AMUX	
,		AMUX				가				
4 -	3.									
-										
4 - 3	-1.									
										VCO
						AMU	JX			
가										가
	.[41]									
	4-6(a)		VCO				VCC	)		
가	2	AMUX	4				,		AMUX	2
				1						AMUX
	2						2			
		가								
	(VC)	0 1			가	, VC7	F 0			
					VC	[가 1				
					V	VCフト 0	1		VCO	1

• . 가 4-6(a) 가 VCO (fosc) 가 . , . 4-6(b) 4-6(a). AMUX С 가 . , 6 AMUX 가 가 . 가 0 . 가 180° AMUX1 AMUX2가 C(0 C 1)

7† AMUX · (4-5) (4-6) .

$$V_{z1} = C V_x - (1 - C) V_y$$
(4-5)

$$V_{z2} = C V_y + (1 - C) V_x$$
 (4-6)

$$V_x = A^2 e^{j3} V_{z1}$$
 (4-7)

$$V_{y} = A^{2} e^{j3} V_{z2}$$
 (4-8)

. (4-5) (4-8) V<sub>z1</sub> V<sub>z2</sub>

$$V_{z1} = \frac{-A^2 e^{j3}}{1 - A^2 e^{j3}} \cdot \frac{1 - C}{C} \cdot V_{z2}$$
(4-9)

$$V_{z2} = \frac{A^2 e^{j3}}{1 - A^2 e^{j3}} \cdot \frac{1 - C}{C} \cdot V_{z1}$$
(4-10)

$$\left[\frac{A^2 e^{j3}}{1 - A^2 e^{j3}} \cdot \frac{1 - C}{C}\right]^2 = -1$$
(4-11)

$$\frac{A^{2}e^{j3}}{1 - A^{2}e^{j3}} \cdot \frac{1 - C}{C} = \pm j$$
(4-12)

$$7^{1}$$
 (4-12)
 (4-10)
  $V_{z2}$ 
 $V_{z1}$ 
 $-j$ 
 ,
 (4-12)
 ,

$$e^{j3} = \frac{-j}{A^2[(1-C)-jC]}$$
(4-13)

$$= \frac{2\pi t_d}{T_{OSC}} \tag{4-14}$$

, (4-14) (4-13)4-6(b) $T_{osc}$ C $t_d$ (4-15)7fosc(4-16).

- 62 -

$$T_{OSC} = \frac{2\pi}{\frac{\pi}{2} + \tan^{-1}\left(\frac{C}{1-C}\right)} \cdot 3t_d$$
(4-15)

$$f_{OSC} = \frac{\frac{\pi}{2} + \tan^{-1}\left(\frac{C}{1-C}\right)}{2\pi} \cdot \frac{1}{3t_d}$$
(4-16)

$$V_x - V_y$$
,  $V_y - V_x$ . AMUX2

•

$$, V_{y} V_{x} 7 | 3 , V_{x} 6$$

$$7 | V_{y} V_{x} 90^{\circ}$$

7 · , AMUX1 
$$V_x - V_y$$
 ,  $-V_y V_y$  180 °

$$-v_y v_x = 90$$
 . ,  
C AMUX



(a)



- - (a) Block diagram
  - (b) Modified diagram of Figure 4-6(a) for analysis



(b)



Figure 4-6. Proposed VCO.

- (a) Block diagram
- (b) Modified diagram of Figure 4-6(a) for analysis



4-7. (4-16) 4-6

Figure 4-7. Tuning sensitivity of the proposed VCO shown in Figure 4-6 calculated by Eq. (4-16).



(a)

4-8. 4-6 AMUX 7 
$$\cdot$$
 . ( )  
(a) C=0 (b) C=0.5 (c) C=1

```
Figure 4-8. Phase relationships between two AMUX input signals shown in Figure 4-6. (continued)
(a) C=0 (b) C=0.5 (c) C=1
```

- 67 -





(a) C=0 (b) C=0.5 (c) C=1







shown in Figure 4-6. (a) C=0 (b) C=0.5 (c) C=1 4 - 3 - 2 . 4-9 . SCFL 2GHz VCO (AMUX1, AMUX2), (DMUX1, DMUX2), (HBUF1, HBUF2) 3-6 가 . DMUX VCO . , DMUX "0" 가 RSTP RSTN 가 "0" "1" "0" VCO . , 가 (HBUF3, HBUF4) 가

(dummy) .

### 4-3-2-1. SCFL /

4-10 SCFL / .[32] SCFL .

#### . SCFL OR,

4-10 SCFL AND, D-type - (flip-flop), MUX 3 SCFL -3가 .  $(0.3V \pm 0.3V),$  $(0.9V \pm 0.3V)$  $(0.9V \pm 0.3V),$ 0.6V , , / , 2.5GHz , / . 25%, 100ps

interconnection fan - out 1

50fF가, fan-out 3 .





Figure 4-9. Proposed 2GHz-range VCO.



4-10. SCFL . Figure 4-10. SCFL inverter.

4 - 3 - 2 - 2.

4-11 4-12 SCFL MUX(DMUX) S SN "1" MUX(AMUX) . DMUX DA1 DAN1 S SN "0" "0" "1" DA0 DAN07 . SCFL . AMUX DMUX 가 FET "1" "0" D0 D1 . . 4-13 AMUX SPICE VCO AMUX 가 . 가 90° 가 SCFL (-0.6V 0V) . - 0.8V 0.2V -0.8V(C=0)DA0 DA1 0.2V(C=1) 가 (C = 0.5). , 가 AMUX . 가 . 4-4 가 90° 가 / . 2GHz / 4-12 가



4-11. SCFL (DMUX).

Figure 4-11. SCFL digital multiplexer(DMUX).



4-12. SCFL (AMUX).

Figure 4-12. SCFL analog multiplexer(AMUX).







4-3-3 .

### 4-3-3-1.

4	4-14	2GHz	VCO		SPICE	
			(4-16)			
	80			SPICE		
$t_{pd} = 60 ps$	(4-16)	)			가	•

4-3-3-2.

.

	4-15		0	80	20		
	VCO						
	가 가	VCO		1.87MH	z/		
	. 3	3-3-3-2	GaAs MESFET				
	FE	ΞT					,
FET	-		FE	ΕT			

, FET - FET . VCO



4-14.

SPICE

(4-16)

Figure 4-14. Comparison the SPICE simulation results of the tuning sensitivity of the proposed VCO and the calculated results by Eq. (4-16).



4-15.

Figure 4-15. Temperature dependency of the tuning sensitivity of the proposed VCO.

5 • 5 - 1 • PLL PFD . 5-1(a) . S<sub>1</sub> PFD S<sub>2</sub> PFD DN UP • UP 가 "1" DN 5-1(b) 가 "0" Iァフト Iup フト "1" UP 가 "0" DN  $\mathbf{I}_{\mathsf{P}}$ Idn . "1" UP DN 가 IUP Idn 가 , "0" . 가 (hold) 가 .

5-2 .

PLL (static phase error) (jitter) .[11] 5-1(a) , 7 (active) . , 5-2

,









- (a) Conceptual diagram of charge pump
- (b) Input/output characteristics





Figure 5-2. Differential charge pump using current path controlling method.

5-1	PFD ,		UPP, UPN,
DNP, DNN	5-2	2	
	가	(1)	, UP=DN="0"
$\mathbf{I}_{\mathrm{UP}\mathrm{I}}$	I <sub>DN1</sub> , I <sub>UP2</sub>	Id N 2	가
가	가	VC	P VCN
	가	(2)	, UP=DN="1"
Iup1	Idn2, Iup2	$I_{DN1}$	가
	가 가		VCP VCN
	. UP 기 "	1" DN 7	"0"
IUP2	$I_{DN2}$	가 IUP1	Idn 1
가	. I <sub>UP1</sub>		Cp
	VCP 가	, Idn1	CN
	VCN	. 5-	2
	UP 가	"0" DN	フト "1"
	7	₩ VCP	VCN 가.
,	5-2	Iup Idn	
	가 . , Iup	Idn	가
		. ,	가
	가		
		가	
	가		
		가	,
. ,		GaAs M	ESFET CMOS p

(I∪P) 7⊦

# 5-1. 5-2

Table 5-1. Relationships between current paths and input states of charge pump shown in Figure 5-2.

•

	UPP	UPN	DNP	DNN			
(1)	0	1	0	1	Iupi Iup2	S 1 S 4	Idn1 Idn2
	1	0	0	1	Iupi Iup2 Cn	С <sub>Р</sub> S4 S2	Idn2 Idn1
	0	1	1	0	Iupi Iup2 Cp	S 1 C <sub>N</sub> S 3	Idn 1 Idn 2
(2)	1	0	1	0	Iupi Iup2	S3 S2	Idn2 Idn1

5-3 (active filter) op-amp DC

DC op-amp .[24] , 가 op-amp DC 가 op-amp . , 가 , op-amp · (offset), . 가 5-4 .[22] (Iup) VC (IUP) VC (Idn1, Idn2) 가 5-4 . VC  $I_{D\,N\,1} \qquad I_{D\,N\,2}$  $\mathbf{I}_{\mathrm{UP}}$ Idn 1 Idn 2 . , Iup Idni Idn2 Iu p Idn 1 Idn2 5-4 . , single ended 가 .



5-3. OP-AMP

Figure 5-3. Active charge pump loop filter usinig OP-AMP.





Figure 5-4. Charge pump proposed in Reference[22].

•

5-3.

5-3-1 . PLL

, (hold) 기 .[26] 5-5 기 . 기 .

가

 7ł
 .

 5-5
 5-2

 5-4
 7ł

 7ł
 7ł

 2
 (Iup1, Iup2),

 2
 (Ibn1, Ibn2),

(D1, D2),

,

4 7 (D11, D12, D21, D22) .





Figure 5-5. Conceptual block diagram of proposed differential charge pump.

5-2

7 Iup Idn 가 (1)  $I_{\rm UP}\!>\!I_{\rm DN}$ . Iup Idn 가 , UP=DN="0" Idn - Iup Cp S1 IDN1 •  $C_N \quad S_4 \quad I_{DN2}$ D1 D2가 가 7; (1) , UP=DN="0" . , Iup>Idn  $I_{UP1}$  (D1)  $C_P$   $I_{UP2}$  (D2)  $C_N$ IUP-IDN 7 D1 D2 . 가 Iup C · , Iup Idn 가 가 가 Iup Idn . 5-5 IUP IDN 가 (F1, F2) . IUP IDN VCP VCN . , VCP7 7 VCN IUP1 7 IUP1 , IUP2 가 IUP2 가 . , F1 VCN  $V_{F1}$ , V<sub>F2</sub> 7 ۲ I<sub>DN2</sub> F2 VCP가 Id N 1 가 가 .

•

, IUP IDN IDN IUP 7 IDN 7

# 5-2.

Table 5-2. Relationships between current paths and input states of the proposed charge pump.

•

	UPP	UPN	DNP	DNN					
(1)	0	1	0	1	Iupi Iup2	D11 D22	S 1 S 4	Id n 1 Id n 2	
	1	0	0	1	Iupi Iup2 Cn	D1 D22 D21	С <sub>Р</sub> S4 S2	Id n 2 Id n 1	
	0	1	1	0	Iupi Iup2 Cp	D11 D2 D12	S 1 C <sub>N</sub> S 3	I <sub>DN1</sub>	
(2)	1	0	1	0	Iupi Iup2	D1 D2	D12 D21	S3 S2	Id n 2 Id n 1

 $I_{\text{UP}}$   $I_{\text{DN}}$   $I_{\text{UP}} = I_{\text{DN}}$ 

Iup Idn . , Iup Idn .

.

 5-3-2
 .
 Iup

 5-6
 .
 Iup

 D-mode FET
 cascode
 IbN

 E-mode FET
 cascode
 .
 GaAs MESFET

 FET
 +

 E-mode FET
 +
 +
 +

- . FET / 0.6 0.7V MOS 7ŀ FET I<sub>DS</sub> (V<sub>GS</sub>-V<sub>T</sub>)<sup>2</sup>

E-mode FET 0.3V 7. 7. F1, F2 5-6 -(current mirror) . , F1 F2 (feedback

,

gain) IUP IDN . 5 - 7  ${
m I}_{{
m U}\,{
m P}}$ VC SPICE Idn Iu p , VC가 VC 가 I<sub>U P</sub> 80µA/ V 가 • - 1.34V - 0.14V 0.2V Idn VF ,





Figure 5-6. Schematic diagram of the proposed differential charge pump.



5-7. VCP IUP IDN

Figure 5-7. The dependency of current variations of  $I_{UP}$  and  $I_{DN}$  on  $V_{\rm C}.$ 

가 VC , VC가 가 가 가 Idn .  $I_{UP}$   $r_{ds}$ ? F-mode FET D-mode FET , cascode  $I_{DN}$ IUP 5 . Iup cascode ( 100 µ A 200 µ A) 가 가 . V<sub>F</sub> I<sub>DN</sub> 168 µ A/ V , 2 IUP IDN VC .  $I_{\rm U\,P}$ 0.5 . , Iu p VC  $V_{\rm F}$ 0.5 VC Iup=Idn フト Idn . 가 Iup Idn . , 1 -.

5-3-3 .

5-3-3-1.

5-8 , 5-8(a) 5-2 , 5-8(b) (F1, F2)

, 5-8(c) . PLL , VCO

· PLL , VCO , 가 가 가
VCO 가

, VCO . 5-8(b) (F1, F2) . VCP . VCPフト Iupi Iddi フト

가 , VCN .  $I_{UP2} > I_{DN2}$ , **I**UP2-**I**DN2 가 D2  $C_{\rm N}$ VCN . 5-8(c) 5-8(b) , • 5-9 가

 VCP-VCN
 .
 プ

 パ
 パ
 ,

 1V
 プ
 500n s

 0.14%
 プ
 .

#### 5-3-3-2.

•

5-10 0 80

, 가가 . , 가가 80 , 1.2V 0.16%

- 96 -







(b) Proposed charge pump. (without  $I_{DN}$  control)

(c) Proposed charge pump. (with  $I_{DN}$  control)



(b)



(a) Conventional charge pump.

(b) Proposed charge pump. (without  $I_{DN}$  control)

(c) Proposed charge pump. (with  $I_{DN}$  control)







(b) Proposed charge pump. (without  $I_{DN}$  control)

(c) Proposed charge pump. (with  $I_{DN}$  control)





Figure 5-9. Comparison of the output hold characteristics between the conventional charge pump and the proposed.



5-10.

Figure 5-10. Temperature dependency of the proposed charge pump.

#### 6-1 . 2GHz

4 2GHz VCO 5 SPICE

#### 6-1-1 .

. 6-2 10GHz PFD 6-2 . 6-1 2GHz PFD PFD 2 D-type - (flip-flop) .[9] PFD 9 2- OR 2 3-CMOS OR , • PFD dynamic D-type -가 , dynamic 6-2 static PFD .[9] , GaAs MESFET , 6-2 가., PFD SCFL .

 6-3
 6-4
 PFD
 2 SCFL OR

 3 SCFL OR
 .
 4-10

 SCFL /
 7t,





Figure 6-1. Block diagram of proposed 2GHz-rage phase-locked loop.





Figure 6-2. Schematic diagram of phase/frequency detector.



6-3. 2- SCFL OR

Figure 6-3. Schematic diagram of 2-input SCFL OR gate.



6-4. 3- SCFL OR

Figure 6-4. Schematic diagram of 3-input SCFL OR gate.

SCFL D-type 6-5 2 - . 2 1 (Q) \_ \_ 가 (D) D (CP) 가 Q , 가 가 2 가 2 .[32] 6-6 6-6(a) R1  $C_1$ 1 . 가 가 , 2 가  $C_3$ . GaAs MESFET MOS 가 6-6(b) 가 4 , 3 가 2 3 1 가 , (A) 3 가 1 2, 2 1, 3 .  $0.0845 \mathrm{fF}/\,\mu\mathrm{m}^2, \ 0.0664 \mathrm{fF}/\,\mu\mathrm{m}^2,$  $0.02321 \mathrm{fF}/\mu\mathrm{m}^2$ (fringing capacitance)  $0.048 fF/\mu m$ ,  $0.054 fF/\mu m$ ,  $0.049 \mathrm{fF}/\mu\mathrm{m}$  . 40pF 가  $585.3 \times 583.5 \mu m^2$  . 2 PLL 1 VCO , VCO (R) (V) 가 가 가 • 가 .











- (a) Schematic of a loop filter
- (b) Cross sectional view of capacitor layout and its equivalent circuit model

 $(C_3 < 0.1C_1)$ 

(ripple) . , VCO 1 . 1110 40pF , (loop bandwidth) 10.4MHz , (damping factor) 0.707 .

.[11,14]

6 - 1 - 2 . 6-1 가 6-7 V CP - V CN 6-7(a) (fref)가 200MHz . (fvco) 1.6GHz , 6-7(b)  $f_{REF} = 250 M Hz$ , fvco=2.0GHz 6-7(c)  $f_{REF}=312.5MHz$ 80 fvco=2.5GHz . 가 0.4 µ s, 6-7(a) 1 µ s, 6-7(b) 6-7(c) 0.6 µ s . PFD R, V VCO 6-8 가 . 6-8(a) f<sub>R</sub>=200MHz, f<sub>VCO</sub>=1.6GHz , 6-8(b)  $f_{R}=250MHz$ ,  $f_{V}c_{0}=2.0GHz$ , 6-8(c)  $f_{R} = 312.5 M H z$   $f_{VCO} = 2.5 G H z$ . 6-1(a) , 6.48° PFD R V , 415 VCO 0.452ps(0.00072UI) 1.02ps(0.00163UI) rms . 6-1(b) , R, V 0.72° , , 800 VCO

- 110 -

0.82ps (0.00164UI) rm s 0.224ps (0.00045UI) . 6-8(c) R, V 7.88°, 800 VCO 0.56ps (0.0014UI) rm s 0.119ps (0.00030UI) . UI (unit interval) VCO

. 2GHz 1.6GHz 2.5GHz 0.00072UI rm s .

6-1 2GHz . , 6-9 4 2GHz VCO 5 .





 $\begin{array}{cccc} 6-7. & 2GHz & VCO & . ( ) \\ (a) & f_{\text{REF}} = 200MHz & (b) & f_{\text{REF}} = 250MHz & (c) & f_{\text{REF}} = 312.5MHz \\ \end{array}$ Figure 6-7. VCO control voltages of 2GHz-range phase-locked loop. (continued)

(a)  $f_{\text{REF}} = 200 M H z$  (b)  $f_{\text{REF}} = 250 M H z$  (c)  $f_{\text{REF}} = 312.5 M H z$ 



(b )

6-7. 2GHz VCO . ( ) (a)  $f_{REF}=200MHz$  (b)  $f_{REF}=250MHz$  (c)  $f_{REF}=312.5MHz$ Figure 6-7. VCO control voltages of 2GHz-range phase-locked loop. (continued)

(a)  $f_{\text{Ref}}\!=\!\!200MHz$  (b)  $f_{\text{Ref}}\!=\!\!250MHz$  (c)  $f_{\text{Ref}}\!=\!\!312.5MHz$ 

- 113 -



(c)

6-7. 2GHz VCO . (a)  $f_{REF}=200MHz$  (b)  $f_{REF}=250MHz$  (c)  $f_{REF}=312.5MHz$ Figure 6-7. VCO control voltages of 2GHz-range phase-locked loop. (a)  $f_{REF}=200MHz$  (b)  $f_{REF}=250MHz$  (c)  $f_{REF}=312.5MHz$ 





6-8. 2GHz RP, VP, VCOP . ( ) (a)  $f_{REF}=200MHz$  (b)  $f_{REF}=250MHz$  (c)  $f_{REF}=312.5MHz$ Figure 6-8. RP, VP, VCOP's of 2GHz-range phase-locked loop. (continued)

(a)  $f_{\text{REF}} = 200 M H z$  (b)  $f_{\text{REF}} = 250 M H z$  (c)  $f_{\text{REF}} = 312.5 M H z$ 



(b)

6-8. 2GHz RP, VP, VCOP . ( )

 (a) f<sub>REF</sub>=200MHz
 (b) f<sub>REF</sub>=250MHz
 (c) f<sub>REF</sub>=312.5MHz

 Figure 6-8. RP, VP, VCOP of 2GHz-range phase-locked loop.

 (continued)
 (a) f<sub>REF</sub>=200MHz
 (b) f<sub>REF</sub>=250MHz
 (c) f<sub>REF</sub>=312.5MHz



(c)

6-8. 2GHz RP, VP, VCOP . (a)  $f_{REF}=200MHz$  (b)  $f_{REF}=250MHz$  (c)  $f_{REF}=312.5MHz$ Figure 6-8. RP, VP, VCOP of 2GHz-range phase-locked loop. (a)  $f_{REF}=200MHz$  (b)  $f_{REF}=250MHz$  (c)  $f_{REF}=312.5MHz$  6-1. 2GHz

Table 6-1. Specifications of the proposed 2GHz-range phase-locked loop.

	Vitesse H-GaAs VI		
	200MHz 312.5MHz		
	1.6GHz 2.5GHz		
rm s	0.00072 UI		
	7.88 °		
	10.04MHz		
	+3.3V/0.0V/-2.0V		
	380mW (core)		





### 6-2 . 10GHz

3 2GHz VCO 5 SPICE

6-2-1 .

6-10 10GHz . 6-10 10GHz VCO 5 3 가 312.5MHz 16 5GHz 2 10GHz . 3-11 VCO 2 10GHz 5GHz 가 10GHz , 3-14 5 . 6-11 5 10GH z VCO • 가 . 5-6 -

, 가 . - 1.6V - 0.4V . 6- 1- 1 2GHz 가

フト 0.707

3300 40pF ,

,

3.52MHz .



6-10. 10GHz

Figure 6-10. Block diagram of proposed 10GHz-range phase-locked loop.



6-11. 10GHz VCO . Figure 6-11. Schematic diagram of charge pump output converter for 10GHz-range VCO.

6 - 2 - 2 . 6-12 6-10 10GHz 가 . 312.5MHz VCO 5GHz 2 VCO 10GH z . 가 PFD R, V VCO 6-13 N1 VCO • . 가 5GHz N 1 1V VCO , 2 VCO 0.5V 가 10GHz . , PFD R V 0.62 ° , 415 VCO VCO 0.35ps (0.0035UI) rm s 0.048ps (0.00048UI) . VCO 2GH z 2 . 10GHz VCO N1P, N1N(5GHz) 가 , VCO 가 2 . 10GHz 6-2 . , 6-14 3 10GHz VCO 5 -







6-13. 10GHz RP, VP, VCOP Figure 6-13. RP, VP, and VCOP waveforms of the proposed 10GHz-range phase-locked loop.

#### 6-2. 10GHz

Table 6-2. Specifications of the proposed 10GHz-range phase-locked loop.

	Vitesse H-GaAs VI		
	312.5MHz		
	5GH z/ 10GH z		
rm s	0.00048 UI		
	0.62 °		
	3.52MHz		
	+3.3V/0.0V/-2.0V		
	500mW (core)		





Figure 6-14. Layout of the 10GHz-range phase-locked loop.

6-3. 6-1 6-2 2GH z 10GH z 가 GHz MHz 1 2GHz . CMOS , Si bipolar, BiCMOS, GaAs MESFET . 6-3 6-15 . 6-3 6-15 10GHz , 10 SPICE • , 가 가 . , (process variation), , . ,

가

•

		rms jitter		Process Technology
Ivco(GHZ)	(ps)	(UI)		
Ref. [34]	1.5	18.3	0.02745	Si Bipolar
Ref. [35]	1.5	10.8	0.01620	Si Bipolar
Ref. [36]	2.0	2.8	0.00560	0.6µm BiCMOS
Ref. [6]	2.3	2	0.00460	Si Bipolar
Ref. [37]	2.5	3.6	0.01280	0.5µm GaAs MESFET
Ref. [38]	2.5	4	0.01000	Si Bipolar
Ref. [39]	3.5	5	0.01750	Si Bipolar
Ref. [40]	6.0	3.1	0.01860	1µm BiCMOS
Ref. [1]	8.0	1.6	0.01280	Si Bipolar
T his Dissertation	1.6*	0.452*	0.00072*	0.5μm GaAs MESFET
	2.0*	0.224*	0.00045*	
	2.5*	0.119*	0.00030*	
	10*	0.048*	0.00048*	

Table 6-3. Performance comparison between references and this dissertation.

6-3.

\* simulation result



6-15. . Figure 6-15. Performance comparison between proposed PLLs and references.

GHz 10GHz 2GH z 10GHz VCO, 2GHz VCO, 가 0.5μm GaAs MESFET . , SPICE post-layout . 10GHz VCO . VCO SCFL 가 -2 10GHz . SPICE , 10GHz VCO - 1.6V - 0.4V 8.95GHz 10.13GHz . , - 5.52MHz/ 가 - 25 80

9.69GHz -0.06%/ . , 7 7 VCO 2 3-6 7 7 . SPICE ,

2GHz VCO -0.8V 0.2V 1.48GHz 2.84GHz . , 0 80 -1.82MHz/ .

, 가
## GaAs MESFET

SPICE , 80 0.16%/500ns , 3가 2GH z 10GHz SPICE . , 2GHz VCO · · 6.48°, 0.72°, 7.88° , VCO peak-to-peak 1.02ps (0.0016UI), 0.82ps (0.0016UI), 0.56ps (0.0014UI) , rms 0.452ps(0.00072UI), 0.224ps(0.00045UI), 0.119ps(0.00030UI) . , 10GHz VCO 10GHz 가 0.62 ° 2GH z . , VCO peak-to-peak 0.35ps (0.0035UI) , rms 0.048ps (0.00048UI) •

.

2GHz 10GHz

.

- [1] A. Pottbacker and U. Langmann, "An 8GHz silicon bipolar clock-recovery and data-regenerator IC," ISSCC'95 Dig. Tech. Paper, pp. 116-117, 1995.
- [2] B. Razavi, "A 2-GHz 1.6-mW Phase-Locked Loop, IEEE Journal of Solid-State Circuits," vol. 32, no. 5, pp. 730-735, 1997.
- [3] S. Miyazawa, R. Horita, K. Hase, K. Kato, and S. Kojima, "A BiCMOS PLL-Based Data Separator Circuit with High Stability and Accuracy," IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 116-121, 1991.
- [4] B. Lai and R.C. Walker, "A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit," ISSCC'91 Dig. Tech. Papaer, pp. 144-145, 1991.
- [5] M. Banu and A. Dunlop, "A 660Mb/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission," ISSCC'93, Dig. Tech. Paper, pp. 102-103, 1993.
- [6] M. Soyuer, "A Monolithic 2.3Gb/s 100mW Clock and Data Recovery Circuit in Silicon Bipolar Technology," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1310-1313, 1993.
- [7] S.K. Enam and A.A. Abidi, "NMOS IC's for Clock and Data Regeneration in Gigabit-per-Second Optical-Fiber Receivers," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1763-1774, 1992.
- [8] F.M. Gardner, "Charge-pump phase-locked loop," IEEE Trans. Comm., vol. 28, pp. 1849-1858, 1980.
- [9] B. Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits
  Theory and Design, IEEE Press, 1996.
- [10] S.I. Long and S.E. Butner, Gallium Arsenide Digital Integrated Circuit Design, McGraw-Hill, 1990.
- [11] R.E. Best, Phase-Locked Loop : Theory, Design, and Applications,

McGraw-Hill, 1984.

- [12] A. Yoshizawa, "N-Stage Ring Connected Voltage Controlled Oscillator, patent number," U.S. Patent, 5594391, 1997.
- [13] H. Du, "High Frequency Differential VCO with Common Biased Clipper, Patent Number," U.S. Patent, 5568099, 1996.
- [14] A.A. Abidi and R.G. Meyer, "Noise in Relaxation Oscillators," IEEE J. Solid-State Circuits, vol. 18, no. 12, pp. 794-802, 1983.
- B. Razavi, "A Study of Phase Noise in CMOS Oscillators," IEEE J.
   Solid-State Circuits, vol. 31, no. 3, pp. 331-343, 1996.
- [16] K.E. Syed and A.A. Abidi, "Gigahertz Voltage-Controlled Ring Oscillator," Electronics Lett., vol. 22, no. 12 pp. 677-679, 1986.
- [17] R.R. Cordell and W.G. Garrett, "A Highly Stable VCO for Application in Monolithic Phase-Locked Loops," IEEE J. Solid-State Circuits, vol. 10, no.
   6, pp. 480-485, 1975.
- [18] R.C. Walker, "Fully Integrated High-Speed Voltage Controlled Ring Oscillator," U.S. Patent, 4884041, 1989.

"

:

[19] , "

## , 1996.8.

- [20] T.S. Cheung, S.O. Jeon, W.Y. Choi, B.R. Kim, and E.C. Choi, "A Novel 10GHz-Range Voltage-Controlled Differential Ring Oscillator," ITC-CSCC '98, vol. 2, pp. 1461-1464, 1998.
- [21] , , , , , "2- 3-

97-55297, 1997.

- [22] D.L. Campbell, "Interruptable Voltage Controlled Oscillator and Phase Locked Loop Using Same," U.S. Patent, 4,565,976, 1983.
- [23] , , , , , " 7ŀ 2 ," , : 99-28262, 1999.

- [24] , , , , , , , "GHz Charge-pump PLL ," , C , 34 , 11 , pp. 76-85, 1997.
- [25] J.R. Wahl and R.E. Hester, "Integrated, High Speed, Zero Hold Current and Delay Compensated Charge Pump Circuit," U.S. Patent, 4847,519, 1989.
- [26] , , , , , " ," , : 99-29262, 1999.
- [27] H GaA s IV Foundry Design Manual, Ver. 7.0, Vitesse Semiconductor Corp., Nov. 1997.
- [28] H. Statz, P. Newman, I. Smith, R. Pucel, and H. Haus, "GaAs FET Device and Circuit Simulation in SPICE," IEEE Trans. on Electron Dev., vol. 34, no. 2, pp. 160-169, 1987.
- [29] G. Larue, T. William, and P. Chan, "FET FET Logic : A High Performance, High Noise Margin E/D Logic Family," IEEE GaAs IC Symp., pp.223-226, 1990.
- [30] S. Katsu, S. Nambu, A Simono, and G. Kano, "A Source Coupled FET Logic - A New Current-Mode Approach to GaAs Logic," IEEE Trans. Electron Devices, vol. 32, pp. 1114-1118, 1985.
- [31] T. Vu, A. Peczlski, K. Lee, and J. Conger, "The Performance of Source-Coupled FET Logic Circuits that Use GaAs MESFETs," IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 267-279, 1988.
- [32] S. Katsu, S. Nambu, S. Shimano, and G. Kano, "A GaAs Monolithic Frequency Divider Using Source Coupled FET Logic," IEEE Electron Device Lett., vol. 3, no. 8, pp. 197-199, 1982.
- [33] Vitesse GLX and SLX Macrocell Libraries, Document no. G56031-0, Rev. 5.01, Vitesse Semiconductor Corp., Dec., 1996.
- [34] J.T. Wu and R.C. Walker, "A Bipolar 1.5Gb/s Monolithic Phase-Locked Loop for Clock and Data Extraction," in 1992 Symp. VLSI Circuits, Dig.

Tech. Papers, pp. 70-71, 1992.

- [35] R.C. Walker, T. Hornak, C.S. Yen, J. Doernberg, and K.H. Springer, "A 1.5Gb/s Link Interface Chipset for Computer Data Transmission," IEEE J. on Selected Areas in Comm., vol. 9, no. 5, pp. 698-703, 1991.
- [36] B. Razavi, "A 2GHz 1.6mW Phase-Locked Loop," in 1996 Symp. VLSI Circuits, Dig. Tech. Papers, 1996. pp. 26-27.
- [37] VSC8121 2.448GHz SONET/SDH Clock Generator Data Sheet, Vitesse Semiconductor Corp., Rev. 4.0, 1999.
- [38] S3040 SONET/SDH Clock Recovery Unit Data Sheet, Applied Micro Circuits Corp., 1998.
- [39] N. Ishihara, S. Fujita, M. Togashi, S. Hino, Y. Arai, N. Tanaka, Y. Kobayashi, and Y. Akazawa, "3.5Gb/s × 4Ch Si Bipolar LSI's for Optical Interconnections," IEEE J. of Solid-State Circuits, vol. 30, no. 12, pp. 1493-1501, 1995.
- [40] B. Razavi and J.J. Sung, "A 6GHz 60mW BiCMOS Phase-Locked Loop," IEEE J. of Solid-State Circuits, vol. 29, no. 12, pp. 1560-1565, 1994.

## **ABSTRACT**

## A Design of GHz-Range GaAs MESFET Phase-Locked Loops

Tae-Sik Cheung Dept. of Electrical and Computer Engineering Graduate School Yonsei University

In this dissertation, a 2GHz-range PLL (phase-locked loop) and a 10GHzrange PLL are proposed for the applications of Gbps-range data communication systems. The proposed circuits are designed based on  $0.5\mu$ m GaAs MESFET fabrication process and verified by SPICE post-layout simulation.

In order to implement the proposed PLLs, the following novel sub-blocks are proposed.

First, a 10GHz-range VCO(voltage-controlled oscillator) is proposed which uses the frequency doubling effect at the common-source of the SCFL inverter. Consequently, a 10GHz-range differential signal is obtained from 2-stage differential ring oscillator which oscillates at 5GHz-range. SPICE simulation results show that the output frequency range of the proposed VCO is 8.95GHz 10.13GHz for the control voltage range of -1.6V - 0.4V, and temperature sensitivity is -5.52MHz/ at -25 = 80.

Second, a 2GHz-range VCO is proposed which combines two identical 3-stage ring oscillators by two analog MUXs. The proposed VCO can overcome the MUX operation unstability and VCO tuning range limitation found in previously reported VCOs with analog MUX. The SPICE simulation results show that the output frequency range of the proposed VCO is 1.48GH z 2.84GHz for the differential control voltage range of -0.8V 0.2V, and temperature sensitivity is -1.82MHz/ at 0 80.

Third, a high-speed differential charge pump is proposed, which uses a leakage preventing scheme composed of GaAs MESFET diode and current source controlling schemes by feedback loop. It provides more marginal design conditions than the conventional methods using the current source control by feedback loop. SPICE simulation results show that the output relative error of the proposed charge pump is 0.16%/500ns at 80.

Using the three proposed circuits mentioned above, a 2GHz-range PLL and a 10GHz-range PLL are designed and verified by SPICE simulation. The simulation results show that the maximum static phase error of the proposed 2GHz-range PLL is 7.88°, its maximum rms jitter is 0.452ps(0.00072UI), the static phase error of the proposed 10GHz-range PLL is 0.62°, and that its rms jitter is 0.048ps(0.00048UI) showing high stability.

PLL,  $0.5\mu$ m GaAs MESFET, 10GHz-range VCO, 2GHz-range VCO, High-speed differential charge pump, SPICE