제17회
한국반도체학술대회
The 17th Korean Conference on Semiconductors
“Semiconductor for Human and Eco”

- 일시 2010년 2월 24일(수) ~ 26일(금)
- 장소 호텔 인터불고 엑스코(유동단지 내), 대구

초대의 말씀
조 직
목 차

- 2010년 2월 25일(목)
  Plenary Session
  구두발표
  포스터 발표
  Chip Design Contest

- 2010년 2월 26일(금)
  구두발표
  포스터 발포

검 색

나 가 기

주관 경북대학교 - 반도체융합기술연구원, 센서기술연구소, 반도체공정교육 및 지원센터, 디스플레이기술교육센터, 기능성소자융합플랫폼연구센터, World Class University 포항나노기술집적센터, 영남대학교 LED-IT 융합산업화연구센터, 한국반도체산업협회, 한국반도체연수조합
주최 한국물리학회 반도체학회, 한국체계학회, 대한전기학회 전기레코연구회, 대한전기학회 MEMS 연구회, 대한전자공학회 반도체재료 및 부품연구회, 대한전자공학회 SoC 설계연구회, 반도체설계교육센터(IEC)
후원 대구광역시, 대구컨벤션부, 삼성전자, 하이닉스반도체, 한국전자통신연구원, 동부하이텍, (주)삼성반도체, (주)삼성전자, (주)히든원, (주)이스턴, (주)이범, (주)이[Integrated Semiconductors]
**Abstract**

**TF3-1  15:00-15:20**

**1.62 Gb/s and 2.7 Gb/s Adaptive Equalizer for DisplayPort 1.1a Standard**

School of Electrical and Electronical Engineering, Yonsei University

An adaptive equalizer is implemented for display port 1.1a standard with 0.13 μm CMOS technology. Overall frequency response of the channel is flattened using high pass filter with current combiner. The adaptation block controls the amount of compensation by comparing the portion between high-frequency and low-frequency components. The fabricated chip consumes 11mW of power from 1.2V supply voltage. The operation of the designed equalizer was verified at both 1.62 Gb/s and 2.7Gb/s for 15m display port cable.

**TF3-2  15:20-15:40**

**An 8-channel 8-Gb/s Optical Receiver Analog Front-End in a 0.13- μm CMOS Technology**

박규상', 황문성', 유병주', 김현철', 정덕근', 박정우', 김경욱'  
'서울대학교 반도체 공동 연구소 집적 시스템 설계 연구실, 2한국전자통신연구원

In this paper, a gain-boosted cascode feedback transimpedance amplifier(TIA) is proposed to increase the bandwidth of the optical receiver and relax the design tradeoffs between the bandwidth and the gain. The TIA achieves 57.6-dBΩ transimpedance gain with 6.92-GHz bandwidth for 1-pF input parasitic capacitance. A limiting amplifier(LA) with a DC offset control circuit is also developed to cancel the voltage offset between the positive and negative inputs of the differential signals. By exploiting the TIA and the LA, an 8-channel 8-Gb/s optical receiver analog frontend is designed in a 0.13-um CMOS process. The simulated 1-channel power consumption without the buffer and the driver is about 56.4 mW for 100-uA peak-to-peak 8-Gb/s 2\(^{23}-1\) PRBS input. The 8- channel layout occupies the area of 3.5 x 0.4 mm\(^2\).
1.62 Gb/s and 2.7 Gb/s Adaptive Equalizer for DisplayPort 1.1a Standard

J. S. Rhim, C. K. Seong, W. S. Kim and W.Y. Choi

School of Electrical and Electronical Engineering, Yonsei University
Shinchondong 134, Seodaemun-Gu, Seoul 120-749, Korea

Abstract
An adaptive equalizer is implemented for display port 1.1a standard with 0.13μm CMOS technology. Overall frequency response of the channel is flattened using high pass filter with current combiner. The adaptation block controls the amount of compensation by comparing the portion between high-frequency and low-frequency components. The fabricated chip consumes 11mW of power from 1.2V supply voltage. The operation of the designed equalizer was verified at both 1.62 Gb/s and 2.7Gb/s for 15m display port cable.

1. Introduction
As the required data rate for communication system is increasing, the loss due to the channel bandwidth limitation has become more severe. To reduce data distortion and improve the quality of the signal, an equalizer is introduced at the front-end of the receiver. An equalizer basically compensates the high frequency loss of the bandwidth-limited channel and reduces the Inter-Symbol Interference (ISI) components of the data.

DisplayPort 1.1a is a competitive standard for display interface authorized by Video Electronics Standards Association (VESA) in 2008 [1]. The required data rates are 1.62 Gb/s and 2.7 Gb/s and the length of the cable is from 2 to 15m.

In this paper, an adaptive equalizer for display port 1.1a standard has been designed which consists of high pass filter with current combiner [2] and power comparison adaptation method [3]. Section 2 introduces overall structure of the equalizer and the measurements and the conclusions are shown in section 3 and 4.

2. Adaptive Equalizer Design
The basic structure of the equalizer is shown in Fig.1. The architecture consists of equalizer filter and adaptation block. Equalizer filter is implemented with a high-pass filter with current combiner and the power comparison method is adopted for the adaptation block.

A high pass filter with current combiner is designed for equalizer as shown in Fig.2. In contrast to active high-frequency boosting filters, passive high pass filter in Fig.2 (a) degrades the dc level of the signal, which flattens the overall frequency response of the channel with lower power consumption. The current combiner sums up the high-frequency compensated components with the input data in the form of current by accepting additional tail current of the current mode logic type buffer as shown in Fig2.(b). Adaptation block compares the ratio of the power between high-frequency and low-frequency components from the output of the equalizer filter and generates the control voltage for current combiner to obtain an optimal equalization point. The output of the equalizer filter is separately filtered with low pass filter and high pass filter as shown in Fig.3. The difference between the power of high-frequency and low frequency components is accumulated in the capacitor Cs. Voltage to current (V/I) converter amplifies the difference of the high-frequency and low-frequency power and generates the control voltage by charging and discharging Ct.

3. Measurement and Results
Fig. 5 shows the layout of the designed equalizer core. The equalizer is implemented with Chartered 0.13μm CMOS technology. The total area of the equalizer block is 115 x 115 μm² and the power consumption is 11mW excluding the output buffer. Designed equalizer operates at both 1.62 Gb/s and 2.7 Gb/s for 15m display port cable as shown in Fig.6. Table.1 summarizes overall performance of the designed equalizer.

4. Conclusion
An adaptive equalizer for display port 1.1a is designed and its performance has been verified. The designed equalizer consists of equalizer filter and adaptation block. The equalizer filter compensates high frequency loss with high pass filter and current combiner. The amount of compensation is adaptively decided with the adaptation block with power comparison method. The equalizer operates at both 1.62 Gb/s and 2.7 Gb/s for 15m display port cable.

Acknowledgement
This study was funded by “A Collaborative Project for Excellence in Basic System IC Technology (System IC 2010)”. EDA Tool was supported by IC Design Education Center (IDEC), and the chip fabrication was supported by Silicon Works Inc.

References
Technology Chartered 0.13μm CMOS Process
Supply Voltage 1.2V
Operation Speed 1.62 Gb/s, 2.7 Gb/s
Channel 15m Display port cable
Power consumption 11mW (excluding output buffer)
Chip Area 115 × 115 μm²

Table 1. Summary of the Designed Equalizer

<table>
<thead>
<tr>
<th>Technology</th>
<th>Chartered 0.13μm CMOS Process</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>1.2V</td>
</tr>
<tr>
<td>Operation Speed</td>
<td>1.62 Gb/s, 2.7 Gb/s</td>
</tr>
<tr>
<td>Channel</td>
<td>15m Display port cable</td>
</tr>
<tr>
<td>Power consumption</td>
<td>11mW (excluding output buffer)</td>
</tr>
<tr>
<td>Chip Area</td>
<td>115 × 115 μm²</td>
</tr>
</tbody>
</table>